?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
xtensa: implement initialize_cacheattr for MPU cores
[linux/fpc-iii.git] / include / sound / emu10k1.h
blob8c1572de44c524a9897d18b7139a83c12d8da8b4
1 /*
2 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>,
3 * Creative Labs, Inc.
4 * Definitions for EMU10K1 (SB Live!) chips
5 *
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 *
21 */
22 #ifndef __SOUND_EMU10K1_H
23 #define __SOUND_EMU10K1_H
24
25
26 #include <sound/pcm.h>
27 #include <sound/rawmidi.h>
28 #include <sound/hwdep.h>
29 #include <sound/ac97_codec.h>
30 #include <sound/util_mem.h>
31 #include <sound/pcm-indirect.h>
32 #include <sound/timer.h>
33 #include <linux/interrupt.h>
34 #include <linux/mutex.h>
35 #include <linux/firmware.h>
36 #include <linux/io.h>
37
38 #include <uapi/sound/emu10k1.h>
39
40 /* ------------------- DEFINES -------------------- */
41
42 #define EMUPAGESIZE 4096
43 #define MAXREQVOICES 8
44 #define MAXPAGES0 4096 /* 32 bit mode */
45 #define MAXPAGES1 8192 /* 31 bit mode */
46 #define RESERVED 0
47 #define NUM_MIDI 16
48 #define NUM_G 64 /* use all channels */
49 #define NUM_FXSENDS 4
50 #define NUM_EFX_PLAYBACK 16
51
52 /* FIXME? - according to the OSS driver the EMU10K1 needs a 29 bit DMA mask */
53 #define EMU10K1_DMA_MASK 0x7fffffffUL /* 31bit */
54 #define AUDIGY_DMA_MASK 0xffffffffUL /* 32bit mode */
55
56 #define TMEMSIZE 256*1024
57 #define TMEMSIZEREG 4
58
59 #define IP_TO_CP(ip) ((ip == 0) ? 0 : (((0x00001000uL | (ip & 0x00000FFFL)) << (((ip >> 12) & 0x000FL) + 4)) & 0xFFFF0000uL))
60
61 // Audigy specify registers are prefixed with 'A_'
62
63 /************************************************************************************************/
64 /* PCI function 0 registers, address = <val> + PCIBASE0 */
65 /************************************************************************************************/
66
67 #define PTR 0x00 /* Indexed register set pointer register */
68 /* NOTE: The CHANNELNUM and ADDRESS words can */
69 /* be modified independently of each other. */
70 #define PTR_CHANNELNUM_MASK 0x0000003f /* For each per-channel register, indicates the */
71 /* channel number of the register to be */
72 /* accessed. For non per-channel registers the */
73 /* value should be set to zero. */
74 #define PTR_ADDRESS_MASK 0x07ff0000 /* Register index */
75 #define A_PTR_ADDRESS_MASK 0x0fff0000
76
77 #define DATA 0x04 /* Indexed register set data register */
78
79 #define IPR 0x08 /* Global interrupt pending register */
80 /* Clear pending interrupts by writing a 1 to */
81 /* the relevant bits and zero to the other bits */
82 #define IPR_P16V 0x80000000 /* Bit set when the CA0151 P16V chip wishes
83 to interrupt */
84 #define IPR_GPIOMSG 0x20000000 /* GPIO message interrupt (RE'd, still not sure
85 which INTE bits enable it) */
86
87 /* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
88 #define IPR_A_MIDITRANSBUFEMPTY2 0x10000000 /* MIDI UART transmit buffer empty */
89 #define IPR_A_MIDIRECVBUFEMPTY2 0x08000000 /* MIDI UART receive buffer empty */
90
91 #define IPR_SPDIFBUFFULL 0x04000000 /* SPDIF capture related, 10k2 only? (RE) */
92 #define IPR_SPDIFBUFHALFFULL 0x02000000 /* SPDIF capture related? (RE) */
93
94 #define IPR_SAMPLERATETRACKER 0x01000000 /* Sample rate tracker lock status change */
95 #define IPR_FXDSP 0x00800000 /* Enable FX DSP interrupts */
96 #define IPR_FORCEINT 0x00400000 /* Force Sound Blaster interrupt */
97 #define IPR_PCIERROR 0x00200000 /* PCI bus error */
98 #define IPR_VOLINCR 0x00100000 /* Volume increment button pressed */
99 #define IPR_VOLDECR 0x00080000 /* Volume decrement button pressed */
100 #define IPR_MUTE 0x00040000 /* Mute button pressed */
101 #define IPR_MICBUFFULL 0x00020000 /* Microphone buffer full */
102 #define IPR_MICBUFHALFFULL 0x00010000 /* Microphone buffer half full */
103 #define IPR_ADCBUFFULL 0x00008000 /* ADC buffer full */
104 #define IPR_ADCBUFHALFFULL 0x00004000 /* ADC buffer half full */
105 #define IPR_EFXBUFFULL 0x00002000 /* Effects buffer full */
106 #define IPR_EFXBUFHALFFULL 0x00001000 /* Effects buffer half full */
107 #define IPR_GPSPDIFSTATUSCHANGE 0x00000800 /* GPSPDIF channel status change */
108 #define IPR_CDROMSTATUSCHANGE 0x00000400 /* CD-ROM channel status change */
109 #define IPR_INTERVALTIMER 0x00000200 /* Interval timer terminal count */
110 #define IPR_MIDITRANSBUFEMPTY 0x00000100 /* MIDI UART transmit buffer empty */
111 #define IPR_MIDIRECVBUFEMPTY 0x00000080 /* MIDI UART receive buffer empty */
112 #define IPR_CHANNELLOOP 0x00000040 /* Channel (half) loop interrupt(s) pending */
113 #define IPR_CHANNELNUMBERMASK 0x0000003f /* When IPR_CHANNELLOOP is set, indicates the */
114 /* highest set channel in CLIPL, CLIPH, HLIPL, */
115 /* or HLIPH. When IP is written with CL set, */
116 /* the bit in H/CLIPL or H/CLIPH corresponding */
117 /* to the CIN value written will be cleared. */
118
119 #define INTE 0x0c /* Interrupt enable register */
120 #define INTE_VIRTUALSB_MASK 0xc0000000 /* Virtual Soundblaster I/O port capture */
121 #define INTE_VIRTUALSB_220 0x00000000 /* Capture at I/O base address 0x220-0x22f */
122 #define INTE_VIRTUALSB_240 0x40000000 /* Capture at I/O base address 0x240 */
123 #define INTE_VIRTUALSB_260 0x80000000 /* Capture at I/O base address 0x260 */
124 #define INTE_VIRTUALSB_280 0xc0000000 /* Capture at I/O base address 0x280 */
125 #define INTE_VIRTUALMPU_MASK 0x30000000 /* Virtual MPU I/O port capture */
126 #define INTE_VIRTUALMPU_300 0x00000000 /* Capture at I/O base address 0x300-0x301 */
127 #define INTE_VIRTUALMPU_310 0x10000000 /* Capture at I/O base address 0x310 */
128 #define INTE_VIRTUALMPU_320 0x20000000 /* Capture at I/O base address 0x320 */
129 #define INTE_VIRTUALMPU_330 0x30000000 /* Capture at I/O base address 0x330 */
130 #define INTE_MASTERDMAENABLE 0x08000000 /* Master DMA emulation at 0x000-0x00f */
131 #define INTE_SLAVEDMAENABLE 0x04000000 /* Slave DMA emulation at 0x0c0-0x0df */
132 #define INTE_MASTERPICENABLE 0x02000000 /* Master PIC emulation at 0x020-0x021 */
133 #define INTE_SLAVEPICENABLE 0x01000000 /* Slave PIC emulation at 0x0a0-0x0a1 */
134 #define INTE_VSBENABLE 0x00800000 /* Enable virtual Soundblaster */
135 #define INTE_ADLIBENABLE 0x00400000 /* Enable AdLib emulation at 0x388-0x38b */
136 #define INTE_MPUENABLE 0x00200000 /* Enable virtual MPU */
137 #define INTE_FORCEINT 0x00100000 /* Continuously assert INTAN */
138
139 #define INTE_MRHANDENABLE 0x00080000 /* Enable the "Mr. Hand" logic */
140 /* NOTE: There is no reason to use this under */
141 /* Linux, and it will cause odd hardware */
142 /* behavior and possibly random segfaults and */
143 /* lockups if enabled. */
144
145 /* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
146 #define INTE_A_MIDITXENABLE2 0x00020000 /* Enable MIDI transmit-buffer-empty interrupts */
147 #define INTE_A_MIDIRXENABLE2 0x00010000 /* Enable MIDI receive-buffer-empty interrupts */
148
149
150 #define INTE_SAMPLERATETRACKER 0x00002000 /* Enable sample rate tracker interrupts */
151 /* NOTE: This bit must always be enabled */
152 #define INTE_FXDSPENABLE 0x00001000 /* Enable FX DSP interrupts */
153 #define INTE_PCIERRORENABLE 0x00000800 /* Enable PCI bus error interrupts */
154 #define INTE_VOLINCRENABLE 0x00000400 /* Enable volume increment button interrupts */
155 #define INTE_VOLDECRENABLE 0x00000200 /* Enable volume decrement button interrupts */
156 #define INTE_MUTEENABLE 0x00000100 /* Enable mute button interrupts */
157 #define INTE_MICBUFENABLE 0x00000080 /* Enable microphone buffer interrupts */
158 #define INTE_ADCBUFENABLE 0x00000040 /* Enable ADC buffer interrupts */
159 #define INTE_EFXBUFENABLE 0x00000020 /* Enable Effects buffer interrupts */
160 #define INTE_GPSPDIFENABLE 0x00000010 /* Enable GPSPDIF status interrupts */
161 #define INTE_CDSPDIFENABLE 0x00000008 /* Enable CDSPDIF status interrupts */
162 #define INTE_INTERVALTIMERENB 0x00000004 /* Enable interval timer interrupts */
163 #define INTE_MIDITXENABLE 0x00000002 /* Enable MIDI transmit-buffer-empty interrupts */
164 #define INTE_MIDIRXENABLE 0x00000001 /* Enable MIDI receive-buffer-empty interrupts */
165
166 #define WC 0x10 /* Wall Clock register */
167 #define WC_SAMPLECOUNTER_MASK 0x03FFFFC0 /* Sample periods elapsed since reset */
168 #define WC_SAMPLECOUNTER 0x14060010
169 #define WC_CURRENTCHANNEL 0x0000003F /* Channel [0..63] currently being serviced */
170 /* NOTE: Each channel takes 1/64th of a sample */
171 /* period to be serviced. */
172
173 #define HCFG 0x14 /* Hardware config register */
174 /* NOTE: There is no reason to use the legacy */
175 /* SoundBlaster emulation stuff described below */
176 /* under Linux, and all kinds of weird hardware */
177 /* behavior can result if you try. Don't. */
178 #define HCFG_LEGACYFUNC_MASK 0xe0000000 /* Legacy function number */
179 #define HCFG_LEGACYFUNC_MPU 0x00000000 /* Legacy MPU */
180 #define HCFG_LEGACYFUNC_SB 0x40000000 /* Legacy SB */
181 #define HCFG_LEGACYFUNC_AD 0x60000000 /* Legacy AD */
182 #define HCFG_LEGACYFUNC_MPIC 0x80000000 /* Legacy MPIC */
183 #define HCFG_LEGACYFUNC_MDMA 0xa0000000 /* Legacy MDMA */
184 #define HCFG_LEGACYFUNC_SPCI 0xc0000000 /* Legacy SPCI */
185 #define HCFG_LEGACYFUNC_SDMA 0xe0000000 /* Legacy SDMA */
186 #define HCFG_IOCAPTUREADDR 0x1f000000 /* The 4 LSBs of the captured I/O address. */
187 #define HCFG_LEGACYWRITE 0x00800000 /* 1 = write, 0 = read */
188 #define HCFG_LEGACYWORD 0x00400000 /* 1 = word, 0 = byte */
189 #define HCFG_LEGACYINT 0x00200000 /* 1 = legacy event captured. Write 1 to clear. */
190 /* NOTE: The rest of the bits in this register */
191 /* _are_ relevant under Linux. */
192 #define HCFG_PUSH_BUTTON_ENABLE 0x00100000 /* Enables Volume Inc/Dec and Mute functions */
193 #define HCFG_BAUD_RATE 0x00080000 /* 0 = 48kHz, 1 = 44.1kHz */
194 #define HCFG_EXPANDED_MEM 0x00040000 /* 1 = any 16M of 4G addr, 0 = 32M of 2G addr */
195 #define HCFG_CODECFORMAT_MASK 0x00030000 /* CODEC format */
196
197 /* Specific to Alice2, CA0102 */
198 #define HCFG_CODECFORMAT_AC97_1 0x00000000 /* AC97 CODEC format -- Ver 1.03 */
199 #define HCFG_CODECFORMAT_AC97_2 0x00010000 /* AC97 CODEC format -- Ver 2.1 */
200 #define HCFG_AUTOMUTE_ASYNC 0x00008000 /* When set, the async sample rate convertors */
201 /* will automatically mute their output when */
202 /* they are not rate-locked to the external */
203 /* async audio source */
204 #define HCFG_AUTOMUTE_SPDIF 0x00004000 /* When set, the async sample rate convertors */
205 /* will automatically mute their output when */
206 /* the SPDIF V-bit indicates invalid audio */
207 #define HCFG_EMU32_SLAVE 0x00002000 /* 0 = Master, 1 = Slave. Slave for EMU1010 */
208 #define HCFG_SLOW_RAMP 0x00001000 /* Increases Send Smoothing time constant */
209 /* 0x00000800 not used on Alice2 */
210 #define HCFG_PHASE_TRACK_MASK 0x00000700 /* When set, forces corresponding input to */
211 /* phase track the previous input. */
212 /* I2S0 can phase track the last S/PDIF input */
213 #define HCFG_I2S_ASRC_ENABLE 0x00000070 /* When set, enables asynchronous sample rate */
214 /* conversion for the corresponding */
215 /* I2S format input */
216 /* Rest of HCFG 0x0000000f same as below. LOCKSOUNDCACHE etc. */
217
218
219
220 /* Older chips */
221 #define HCFG_CODECFORMAT_AC97 0x00000000 /* AC97 CODEC format -- Primary Output */
222 #define HCFG_CODECFORMAT_I2S 0x00010000 /* I2S CODEC format -- Secondary (Rear) Output */
223 #define HCFG_GPINPUT0 0x00004000 /* External pin112 */
224 #define HCFG_GPINPUT1 0x00002000 /* External pin110 */
225 #define HCFG_GPOUTPUT_MASK 0x00001c00 /* External pins which may be controlled */
226 #define HCFG_GPOUT0 0x00001000 /* External pin? (spdif enable on 5.1) */
227 #define HCFG_GPOUT1 0x00000800 /* External pin? (IR) */
228 #define HCFG_GPOUT2 0x00000400 /* External pin? (IR) */
229 #define HCFG_JOYENABLE 0x00000200 /* Internal joystick enable */
230 #define HCFG_PHASETRACKENABLE 0x00000100 /* Phase tracking enable */
231 /* 1 = Force all 3 async digital inputs to use */
232 /* the same async sample rate tracker (ZVIDEO) */
233 #define HCFG_AC3ENABLE_MASK 0x000000e0 /* AC3 async input control - Not implemented */
234 #define HCFG_AC3ENABLE_ZVIDEO 0x00000080 /* Channels 0 and 1 replace ZVIDEO */
235 #define HCFG_AC3ENABLE_CDSPDIF 0x00000040 /* Channels 0 and 1 replace CDSPDIF */
236 #define HCFG_AC3ENABLE_GPSPDIF 0x00000020 /* Channels 0 and 1 replace GPSPDIF */
237 #define HCFG_AUTOMUTE 0x00000010 /* When set, the async sample rate convertors */
238 /* will automatically mute their output when */
239 /* they are not rate-locked to the external */
240 /* async audio source */
241 #define HCFG_LOCKSOUNDCACHE 0x00000008 /* 1 = Cancel bustmaster accesses to soundcache */
242 /* NOTE: This should generally never be used. */
243 #define HCFG_LOCKTANKCACHE_MASK 0x00000004 /* 1 = Cancel bustmaster accesses to tankcache */
244 /* NOTE: This should generally never be used. */
245 #define HCFG_LOCKTANKCACHE 0x01020014
246 #define HCFG_MUTEBUTTONENABLE 0x00000002 /* 1 = Master mute button sets AUDIOENABLE = 0. */
247 /* NOTE: This is a 'cheap' way to implement a */
248 /* master mute function on the mute button, and */
249 /* in general should not be used unless a more */
250 /* sophisticated master mute function has not */
251 /* been written. */
252 #define HCFG_AUDIOENABLE 0x00000001 /* 0 = CODECs transmit zero-valued samples */
253 /* Should be set to 1 when the EMU10K1 is */
254 /* completely initialized. */
255
256 //For Audigy, MPU port move to 0x70-0x74 ptr register
257
258 #define MUDATA 0x18 /* MPU401 data register (8 bits) */
259
260 #define MUCMD 0x19 /* MPU401 command register (8 bits) */
261 #define MUCMD_RESET 0xff /* RESET command */
262 #define MUCMD_ENTERUARTMODE 0x3f /* Enter_UART_mode command */
263 /* NOTE: All other commands are ignored */
264
265 #define MUSTAT MUCMD /* MPU401 status register (8 bits) */
266 #define MUSTAT_IRDYN 0x80 /* 0 = MIDI data or command ACK */
267 #define MUSTAT_ORDYN 0x40 /* 0 = MUDATA can accept a command or data */
268
269 #define A_IOCFG 0x18 /* GPIO on Audigy card (16bits) */
270 #define A_GPINPUT_MASK 0xff00
271 #define A_GPOUTPUT_MASK 0x00ff
272
273 // Audigy output/GPIO stuff taken from the kX drivers
274 #define A_IOCFG_GPOUT0 0x0044 /* analog/digital */
275 #define A_IOCFG_DISABLE_ANALOG 0x0040 /* = 'enable' for Audigy2 (chiprev=4) */
276 #define A_IOCFG_ENABLE_DIGITAL 0x0004
277 #define A_IOCFG_ENABLE_DIGITAL_AUDIGY4 0x0080
278 #define A_IOCFG_UNKNOWN_20 0x0020
279 #define A_IOCFG_DISABLE_AC97_FRONT 0x0080 /* turn off ac97 front -> front (10k2.1) */
280 #define A_IOCFG_GPOUT1 0x0002 /* IR? drive's internal bypass (?) */
281 #define A_IOCFG_GPOUT2 0x0001 /* IR */
282 #define A_IOCFG_MULTIPURPOSE_JACK 0x2000 /* center+lfe+rear_center (a2/a2ex) */
283 /* + digital for generic 10k2 */
284 #define A_IOCFG_DIGITAL_JACK 0x1000 /* digital for a2 platinum */
285 #define A_IOCFG_FRONT_JACK 0x4000
286 #define A_IOCFG_REAR_JACK 0x8000
287 #define A_IOCFG_PHONES_JACK 0x0100 /* LiveDrive */
288
289 /* outputs:
290 * for audigy2 platinum: 0xa00
291 * for a2 platinum ex: 0x1c00
292 * for a1 platinum: 0x0
293 */
294
295 #define TIMER 0x1a /* Timer terminal count register */
296 /* NOTE: After the rate is changed, a maximum */
297 /* of 1024 sample periods should be allowed */
298 /* before the new rate is guaranteed accurate. */
299 #define TIMER_RATE_MASK 0x000003ff /* Timer interrupt rate in sample periods */
300 /* 0 == 1024 periods, [1..4] are not useful */
301 #define TIMER_RATE 0x0a00001a
302
303 #define AC97DATA 0x1c /* AC97 register set data register (16 bit) */
304
305 #define AC97ADDRESS 0x1e /* AC97 register set address register (8 bit) */
306 #define AC97ADDRESS_READY 0x80 /* Read-only bit, reflects CODEC READY signal */
307 #define AC97ADDRESS_ADDRESS 0x7f /* Address of indexed AC97 register */
308
309 /* Available on the Audigy 2 and Audigy 4 only. This is the P16V chip. */
310 #define PTR2 0x20 /* Indexed register set pointer register */
311 #define DATA2 0x24 /* Indexed register set data register */
312 #define IPR2 0x28 /* P16V interrupt pending register */
313 #define IPR2_PLAYBACK_CH_0_LOOP 0x00001000 /* Playback Channel 0 loop */
314 #define IPR2_PLAYBACK_CH_0_HALF_LOOP 0x00000100 /* Playback Channel 0 half loop */
315 #define IPR2_CAPTURE_CH_0_LOOP 0x00100000 /* Capture Channel 0 loop */
316 #define IPR2_CAPTURE_CH_0_HALF_LOOP 0x00010000 /* Capture Channel 0 half loop */
317 /* 0x00000100 Playback. Only in once per period.
318 * 0x00110000 Capture. Int on half buffer.
319 */
320 #define INTE2 0x2c /* P16V Interrupt enable register. */
321 #define INTE2_PLAYBACK_CH_0_LOOP 0x00001000 /* Playback Channel 0 loop */
322 #define INTE2_PLAYBACK_CH_0_HALF_LOOP 0x00000100 /* Playback Channel 0 half loop */
323 #define INTE2_PLAYBACK_CH_1_LOOP 0x00002000 /* Playback Channel 1 loop */
324 #define INTE2_PLAYBACK_CH_1_HALF_LOOP 0x00000200 /* Playback Channel 1 half loop */
325 #define INTE2_PLAYBACK_CH_2_LOOP 0x00004000 /* Playback Channel 2 loop */
326 #define INTE2_PLAYBACK_CH_2_HALF_LOOP 0x00000400 /* Playback Channel 2 half loop */
327 #define INTE2_PLAYBACK_CH_3_LOOP 0x00008000 /* Playback Channel 3 loop */
328 #define INTE2_PLAYBACK_CH_3_HALF_LOOP 0x00000800 /* Playback Channel 3 half loop */
329 #define INTE2_CAPTURE_CH_0_LOOP 0x00100000 /* Capture Channel 0 loop */
330 #define INTE2_CAPTURE_CH_0_HALF_LOOP 0x00010000 /* Caputre Channel 0 half loop */
331 #define HCFG2 0x34 /* Defaults: 0, win2000 sets it to 00004201 */
332 /* 0x00000000 2-channel output. */
333 /* 0x00000200 8-channel output. */
334 /* 0x00000004 pauses stream/irq fail. */
335 /* Rest of bits no nothing to sound output */
336 /* bit 0: Enable P16V audio.
337 * bit 1: Lock P16V record memory cache.
338 * bit 2: Lock P16V playback memory cache.
339 * bit 3: Dummy record insert zero samples.
340 * bit 8: Record 8-channel in phase.
341 * bit 9: Playback 8-channel in phase.
342 * bit 11-12: Playback mixer attenuation: 0=0dB, 1=-6dB, 2=-12dB, 3=Mute.
343 * bit 13: Playback mixer enable.
344 * bit 14: Route SRC48 mixer output to fx engine.
345 * bit 15: Enable IEEE 1394 chip.
346 */
347 #define IPR3 0x38 /* Cdif interrupt pending register */
348 #define INTE3 0x3c /* Cdif interrupt enable register. */
349 /************************************************************************************************/
350 /* PCI function 1 registers, address = <val> + PCIBASE1 */
351 /************************************************************************************************/
352
353 #define JOYSTICK1 0x00 /* Analog joystick port register */
354 #define JOYSTICK2 0x01 /* Analog joystick port register */
355 #define JOYSTICK3 0x02 /* Analog joystick port register */
356 #define JOYSTICK4 0x03 /* Analog joystick port register */
357 #define JOYSTICK5 0x04 /* Analog joystick port register */
358 #define JOYSTICK6 0x05 /* Analog joystick port register */
359 #define JOYSTICK7 0x06 /* Analog joystick port register */
360 #define JOYSTICK8 0x07 /* Analog joystick port register */
361
362 /* When writing, any write causes JOYSTICK_COMPARATOR output enable to be pulsed on write. */
363 /* When reading, use these bitfields: */
364 #define JOYSTICK_BUTTONS 0x0f /* Joystick button data */
365 #define JOYSTICK_COMPARATOR 0xf0 /* Joystick comparator data */
366
367
368 /********************************************************************************************************/
369 /* Emu10k1 pointer-offset register set, accessed through the PTR and DATA registers */
370 /********************************************************************************************************/
371
372 #define CPF 0x00 /* Current pitch and fraction register */
373 #define CPF_CURRENTPITCH_MASK 0xffff0000 /* Current pitch (linear, 0x4000 == unity pitch shift) */
374 #define CPF_CURRENTPITCH 0x10100000
375 #define CPF_STEREO_MASK 0x00008000 /* 1 = Even channel interleave, odd channel locked */
376 #define CPF_STOP_MASK 0x00004000 /* 1 = Current pitch forced to 0 */
377 #define CPF_FRACADDRESS_MASK 0x00003fff /* Linear fractional address of the current channel */
378
379 #define PTRX 0x01 /* Pitch target and send A/B amounts register */
380 #define PTRX_PITCHTARGET_MASK 0xffff0000 /* Pitch target of specified channel */
381 #define PTRX_PITCHTARGET 0x10100001
382 #define PTRX_FXSENDAMOUNT_A_MASK 0x0000ff00 /* Linear level of channel output sent to FX send bus A */
383 #define PTRX_FXSENDAMOUNT_A 0x08080001
384 #define PTRX_FXSENDAMOUNT_B_MASK 0x000000ff /* Linear level of channel output sent to FX send bus B */
385 #define PTRX_FXSENDAMOUNT_B 0x08000001
386
387 #define CVCF 0x02 /* Current volume and filter cutoff register */
388 #define CVCF_CURRENTVOL_MASK 0xffff0000 /* Current linear volume of specified channel */
389 #define CVCF_CURRENTVOL 0x10100002
390 #define CVCF_CURRENTFILTER_MASK 0x0000ffff /* Current filter cutoff frequency of specified channel */
391 #define CVCF_CURRENTFILTER 0x10000002
392
393 #define VTFT 0x03 /* Volume target and filter cutoff target register */
394 #define VTFT_VOLUMETARGET_MASK 0xffff0000 /* Volume target of specified channel */
395 #define VTFT_VOLUMETARGET 0x10100003
396 #define VTFT_FILTERTARGET_MASK 0x0000ffff /* Filter cutoff target of specified channel */
397 #define VTFT_FILTERTARGET 0x10000003
398
399 #define Z1 0x05 /* Filter delay memory 1 register */
400
401 #define Z2 0x04 /* Filter delay memory 2 register */
402
403 #define PSST 0x06 /* Send C amount and loop start address register */
404 #define PSST_FXSENDAMOUNT_C_MASK 0xff000000 /* Linear level of channel output sent to FX send bus C */
405
406 #define PSST_FXSENDAMOUNT_C 0x08180006
407
408 #define PSST_LOOPSTARTADDR_MASK 0x00ffffff /* Loop start address of the specified channel */
409 #define PSST_LOOPSTARTADDR 0x18000006
410
411 #define DSL 0x07 /* Send D amount and loop start address register */
412 #define DSL_FXSENDAMOUNT_D_MASK 0xff000000 /* Linear level of channel output sent to FX send bus D */
413
414 #define DSL_FXSENDAMOUNT_D 0x08180007
415
416 #define DSL_LOOPENDADDR_MASK 0x00ffffff /* Loop end address of the specified channel */
417 #define DSL_LOOPENDADDR 0x18000007
418
419 #define CCCA 0x08 /* Filter Q, interp. ROM, byte size, cur. addr register */
420 #define CCCA_RESONANCE 0xf0000000 /* Lowpass filter resonance (Q) height */
421 #define CCCA_INTERPROMMASK 0x0e000000 /* Selects passband of interpolation ROM */
422 /* 1 == full band, 7 == lowpass */
423 /* ROM 0 is used when pitch shifting downward or less */
424 /* then 3 semitones upward. Increasingly higher ROM */
425 /* numbers are used, typically in steps of 3 semitones, */
426 /* as upward pitch shifting is performed. */
427 #define CCCA_INTERPROM_0 0x00000000 /* Select interpolation ROM 0 */
428 #define CCCA_INTERPROM_1 0x02000000 /* Select interpolation ROM 1 */
429 #define CCCA_INTERPROM_2 0x04000000 /* Select interpolation ROM 2 */
430 #define CCCA_INTERPROM_3 0x06000000 /* Select interpolation ROM 3 */
431 #define CCCA_INTERPROM_4 0x08000000 /* Select interpolation ROM 4 */
432 #define CCCA_INTERPROM_5 0x0a000000 /* Select interpolation ROM 5 */
433 #define CCCA_INTERPROM_6 0x0c000000 /* Select interpolation ROM 6 */
434 #define CCCA_INTERPROM_7 0x0e000000 /* Select interpolation ROM 7 */
435 #define CCCA_8BITSELECT 0x01000000 /* 1 = Sound memory for this channel uses 8-bit samples */
436 #define CCCA_CURRADDR_MASK 0x00ffffff /* Current address of the selected channel */
437 #define CCCA_CURRADDR 0x18000008
438
439 #define CCR 0x09 /* Cache control register */
440 #define CCR_CACHEINVALIDSIZE 0x07190009
441 #define CCR_CACHEINVALIDSIZE_MASK 0xfe000000 /* Number of invalid samples cache for this channel */
442 #define CCR_CACHELOOPFLAG 0x01000000 /* 1 = Cache has a loop service pending */
443 #define CCR_INTERLEAVEDSAMPLES 0x00800000 /* 1 = A cache service will fetch interleaved samples */
444 #define CCR_WORDSIZEDSAMPLES 0x00400000 /* 1 = A cache service will fetch word sized samples */
445 #define CCR_READADDRESS 0x06100009
446 #define CCR_READADDRESS_MASK 0x003f0000 /* Location of cache just beyond current cache service */
447 #define CCR_LOOPINVALSIZE 0x0000fe00 /* Number of invalid samples in cache prior to loop */
448 /* NOTE: This is valid only if CACHELOOPFLAG is set */
449 #define CCR_LOOPFLAG 0x00000100 /* Set for a single sample period when a loop occurs */
450 #define CCR_CACHELOOPADDRHI 0x000000ff /* DSL_LOOPSTARTADDR's hi byte if CACHELOOPFLAG is set */
451
452 #define CLP 0x0a /* Cache loop register (valid if CCR_CACHELOOPFLAG = 1) */
453 /* NOTE: This register is normally not used */
454 #define CLP_CACHELOOPADDR 0x0000ffff /* Cache loop address (DSL_LOOPSTARTADDR [0..15]) */
455
456 #define FXRT 0x0b /* Effects send routing register */
457 /* NOTE: It is illegal to assign the same routing to */
458 /* two effects sends. */
459 #define FXRT_CHANNELA 0x000f0000 /* Effects send bus number for channel's effects send A */
460 #define FXRT_CHANNELB 0x00f00000 /* Effects send bus number for channel's effects send B */
461 #define FXRT_CHANNELC 0x0f000000 /* Effects send bus number for channel's effects send C */
462 #define FXRT_CHANNELD 0xf0000000 /* Effects send bus number for channel's effects send D */
463
464 #define A_HR 0x0b /* High Resolution. 24bit playback from host to DSP. */
465 #define MAPA 0x0c /* Cache map A */
466
467 #define MAPB 0x0d /* Cache map B */
468
469 #define MAP_PTE_MASK0 0xfffff000 /* The 20 MSBs of the PTE indexed by the PTI */
470 #define MAP_PTI_MASK0 0x00000fff /* The 12 bit index to one of the 4096 PTE dwords */
471
472 #define MAP_PTE_MASK1 0xffffe000 /* The 19 MSBs of the PTE indexed by the PTI */
473 #define MAP_PTI_MASK1 0x00001fff /* The 13 bit index to one of the 8192 PTE dwords */
474
475 /* 0x0e, 0x0f: Not used */
476
477 #define ENVVOL 0x10 /* Volume envelope register */
478 #define ENVVOL_MASK 0x0000ffff /* Current value of volume envelope state variable */
479 /* 0x8000-n == 666*n usec delay */
480
481 #define ATKHLDV 0x11 /* Volume envelope hold and attack register */
482 #define ATKHLDV_PHASE0 0x00008000 /* 0 = Begin attack phase */
483 #define ATKHLDV_HOLDTIME_MASK 0x00007f00 /* Envelope hold time (127-n == n*88.2msec) */
484 #define ATKHLDV_ATTACKTIME_MASK 0x0000007f /* Envelope attack time, log encoded */
485 /* 0 = infinite, 1 = 10.9msec, ... 0x7f = 5.5msec */
486
487 #define DCYSUSV 0x12 /* Volume envelope sustain and decay register */
488 #define DCYSUSV_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
489 #define DCYSUSV_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
490 #define DCYSUSV_CHANNELENABLE_MASK 0x00000080 /* 1 = Inhibit envelope engine from writing values in */
491 /* this channel and from writing to pitch, filter and */
492 /* volume targets. */
493 #define DCYSUSV_DECAYTIME_MASK 0x0000007f /* Volume envelope decay time, log encoded */
494 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
495
496 #define LFOVAL1 0x13 /* Modulation LFO value */
497 #define LFOVAL_MASK 0x0000ffff /* Current value of modulation LFO state variable */
498 /* 0x8000-n == 666*n usec delay */
499
500 #define ENVVAL 0x14 /* Modulation envelope register */
501 #define ENVVAL_MASK 0x0000ffff /* Current value of modulation envelope state variable */
502 /* 0x8000-n == 666*n usec delay */
503
504 #define ATKHLDM 0x15 /* Modulation envelope hold and attack register */
505 #define ATKHLDM_PHASE0 0x00008000 /* 0 = Begin attack phase */
506 #define ATKHLDM_HOLDTIME 0x00007f00 /* Envelope hold time (127-n == n*42msec) */
507 #define ATKHLDM_ATTACKTIME 0x0000007f /* Envelope attack time, log encoded */
508 /* 0 = infinite, 1 = 11msec, ... 0x7f = 5.5msec */
509
510 #define DCYSUSM 0x16 /* Modulation envelope decay and sustain register */
511 #define DCYSUSM_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
512 #define DCYSUSM_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
513 #define DCYSUSM_DECAYTIME_MASK 0x0000007f /* Envelope decay time, log encoded */
514 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
515
516 #define LFOVAL2 0x17 /* Vibrato LFO register */
517 #define LFOVAL2_MASK 0x0000ffff /* Current value of vibrato LFO state variable */
518 /* 0x8000-n == 666*n usec delay */
519
520 #define IP 0x18 /* Initial pitch register */
521 #define IP_MASK 0x0000ffff /* Exponential initial pitch shift */
522 /* 4 bits of octave, 12 bits of fractional octave */
523 #define IP_UNITY 0x0000e000 /* Unity pitch shift */
524
525 #define IFATN 0x19 /* Initial filter cutoff and attenuation register */
526 #define IFATN_FILTERCUTOFF_MASK 0x0000ff00 /* Initial filter cutoff frequency in exponential units */
527 /* 6 most significant bits are semitones */
528 /* 2 least significant bits are fractions */
529 #define IFATN_FILTERCUTOFF 0x08080019
530 #define IFATN_ATTENUATION_MASK 0x000000ff /* Initial attenuation in 0.375dB steps */
531 #define IFATN_ATTENUATION 0x08000019
532
533
534 #define PEFE 0x1a /* Pitch envelope and filter envelope amount register */
535 #define PEFE_PITCHAMOUNT_MASK 0x0000ff00 /* Pitch envlope amount */
536 /* Signed 2's complement, +/- one octave peak extremes */
537 #define PEFE_PITCHAMOUNT 0x0808001a
538 #define PEFE_FILTERAMOUNT_MASK 0x000000ff /* Filter envlope amount */
539 /* Signed 2's complement, +/- six octaves peak extremes */
540 #define PEFE_FILTERAMOUNT 0x0800001a
541 #define FMMOD 0x1b /* Vibrato/filter modulation from LFO register */
542 #define FMMOD_MODVIBRATO 0x0000ff00 /* Vibrato LFO modulation depth */
543 /* Signed 2's complement, +/- one octave extremes */
544 #define FMMOD_MOFILTER 0x000000ff /* Filter LFO modulation depth */
545 /* Signed 2's complement, +/- three octave extremes */
546
547
548 #define TREMFRQ 0x1c /* Tremolo amount and modulation LFO frequency register */
549 #define TREMFRQ_DEPTH 0x0000ff00 /* Tremolo depth */
550 /* Signed 2's complement, with +/- 12dB extremes */
551
552 #define TREMFRQ_FREQUENCY 0x000000ff /* Tremolo LFO frequency */
553 /* ??Hz steps, maximum of ?? Hz. */
554 #define FM2FRQ2 0x1d /* Vibrato amount and vibrato LFO frequency register */
555 #define FM2FRQ2_DEPTH 0x0000ff00 /* Vibrato LFO vibrato depth */
556 /* Signed 2's complement, +/- one octave extremes */
557 #define FM2FRQ2_FREQUENCY 0x000000ff /* Vibrato LFO frequency */
558 /* 0.039Hz steps, maximum of 9.85 Hz. */
559
560 #define TEMPENV 0x1e /* Tempory envelope register */
561 #define TEMPENV_MASK 0x0000ffff /* 16-bit value */
562 /* NOTE: All channels contain internal variables; do */
563 /* not write to these locations. */
564
565 /* 0x1f: not used */
566
567 #define CD0 0x20 /* Cache data 0 register */
568 #define CD1 0x21 /* Cache data 1 register */
569 #define CD2 0x22 /* Cache data 2 register */
570 #define CD3 0x23 /* Cache data 3 register */
571 #define CD4 0x24 /* Cache data 4 register */
572 #define CD5 0x25 /* Cache data 5 register */
573 #define CD6 0x26 /* Cache data 6 register */
574 #define CD7 0x27 /* Cache data 7 register */
575 #define CD8 0x28 /* Cache data 8 register */
576 #define CD9 0x29 /* Cache data 9 register */
577 #define CDA 0x2a /* Cache data A register */
578 #define CDB 0x2b /* Cache data B register */
579 #define CDC 0x2c /* Cache data C register */
580 #define CDD 0x2d /* Cache data D register */
581 #define CDE 0x2e /* Cache data E register */
582 #define CDF 0x2f /* Cache data F register */
583
584 /* 0x30-3f seem to be the same as 0x20-2f */
585
586 #define PTB 0x40 /* Page table base register */
587 #define PTB_MASK 0xfffff000 /* Physical address of the page table in host memory */
588
589 #define TCB 0x41 /* Tank cache base register */
590 #define TCB_MASK 0xfffff000 /* Physical address of the bottom of host based TRAM */
591
592 #define ADCCR 0x42 /* ADC sample rate/stereo control register */
593 #define ADCCR_RCHANENABLE 0x00000010 /* Enables right channel for writing to the host */
594 #define ADCCR_LCHANENABLE 0x00000008 /* Enables left channel for writing to the host */
595 /* NOTE: To guarantee phase coherency, both channels */
596 /* must be disabled prior to enabling both channels. */
597 #define A_ADCCR_RCHANENABLE 0x00000020
598 #define A_ADCCR_LCHANENABLE 0x00000010
599
600 #define A_ADCCR_SAMPLERATE_MASK 0x0000000F /* Audigy sample rate convertor output rate */
601 #define ADCCR_SAMPLERATE_MASK 0x00000007 /* Sample rate convertor output rate */
602 #define ADCCR_SAMPLERATE_48 0x00000000 /* 48kHz sample rate */
603 #define ADCCR_SAMPLERATE_44 0x00000001 /* 44.1kHz sample rate */
604 #define ADCCR_SAMPLERATE_32 0x00000002 /* 32kHz sample rate */
605 #define ADCCR_SAMPLERATE_24 0x00000003 /* 24kHz sample rate */
606 #define ADCCR_SAMPLERATE_22 0x00000004 /* 22.05kHz sample rate */
607 #define ADCCR_SAMPLERATE_16 0x00000005 /* 16kHz sample rate */
608 #define ADCCR_SAMPLERATE_11 0x00000006 /* 11.025kHz sample rate */
609 #define ADCCR_SAMPLERATE_8 0x00000007 /* 8kHz sample rate */
610 #define A_ADCCR_SAMPLERATE_12 0x00000006 /* 12kHz sample rate */
611 #define A_ADCCR_SAMPLERATE_11 0x00000007 /* 11.025kHz sample rate */
612 #define A_ADCCR_SAMPLERATE_8 0x00000008 /* 8kHz sample rate */
613
614 #define FXWC 0x43 /* FX output write channels register */
615 /* When set, each bit enables the writing of the */
616 /* corresponding FX output channel (internal registers */
617 /* 0x20-0x3f) to host memory. This mode of recording */
618 /* is 16bit, 48KHz only. All 32 channels can be enabled */
619 /* simultaneously. */
620
621 #define FXWC_DEFAULTROUTE_C (1<<0) /* left emu out? */
622 #define FXWC_DEFAULTROUTE_B (1<<1) /* right emu out? */
623 #define FXWC_DEFAULTROUTE_A (1<<12)
624 #define FXWC_DEFAULTROUTE_D (1<<13)
625 #define FXWC_ADCLEFT (1<<18)
626 #define FXWC_CDROMSPDIFLEFT (1<<18)
627 #define FXWC_ADCRIGHT (1<<19)
628 #define FXWC_CDROMSPDIFRIGHT (1<<19)
629 #define FXWC_MIC (1<<20)
630 #define FXWC_ZOOMLEFT (1<<20)
631 #define FXWC_ZOOMRIGHT (1<<21)
632 #define FXWC_SPDIFLEFT (1<<22) /* 0x00400000 */
633 #define FXWC_SPDIFRIGHT (1<<23) /* 0x00800000 */
634
635 #define A_TBLSZ 0x43 /* Effects Tank Internal Table Size. Only low byte or register used */
636
637 #define TCBS 0x44 /* Tank cache buffer size register */
638 #define TCBS_MASK 0x00000007 /* Tank cache buffer size field */
639 #define TCBS_BUFFSIZE_16K 0x00000000
640 #define TCBS_BUFFSIZE_32K 0x00000001
641 #define TCBS_BUFFSIZE_64K 0x00000002
642 #define TCBS_BUFFSIZE_128K 0x00000003
643 #define TCBS_BUFFSIZE_256K 0x00000004
644 #define TCBS_BUFFSIZE_512K 0x00000005
645 #define TCBS_BUFFSIZE_1024K 0x00000006
646 #define TCBS_BUFFSIZE_2048K 0x00000007
647
648 #define MICBA 0x45 /* AC97 microphone buffer address register */
649 #define MICBA_MASK 0xfffff000 /* 20 bit base address */
650
651 #define ADCBA 0x46 /* ADC buffer address register */
652 #define ADCBA_MASK 0xfffff000 /* 20 bit base address */
653
654 #define FXBA 0x47 /* FX Buffer Address */
655 #define FXBA_MASK 0xfffff000 /* 20 bit base address */
656
657 #define A_HWM 0x48 /* High PCI Water Mark - word access, defaults to 3f */
658
659 #define MICBS 0x49 /* Microphone buffer size register */
660
661 #define ADCBS 0x4a /* ADC buffer size register */
662
663 #define FXBS 0x4b /* FX buffer size register */
664
665 /* register: 0x4c..4f: ffff-ffff current amounts, per-channel */
666
667 /* The following mask values define the size of the ADC, MIX and FX buffers in bytes */
668 #define ADCBS_BUFSIZE_NONE 0x00000000
669 #define ADCBS_BUFSIZE_384 0x00000001
670 #define ADCBS_BUFSIZE_448 0x00000002
671 #define ADCBS_BUFSIZE_512 0x00000003
672 #define ADCBS_BUFSIZE_640 0x00000004
673 #define ADCBS_BUFSIZE_768 0x00000005
674 #define ADCBS_BUFSIZE_896 0x00000006
675 #define ADCBS_BUFSIZE_1024 0x00000007
676 #define ADCBS_BUFSIZE_1280 0x00000008
677 #define ADCBS_BUFSIZE_1536 0x00000009
678 #define ADCBS_BUFSIZE_1792 0x0000000a
679 #define ADCBS_BUFSIZE_2048 0x0000000b
680 #define ADCBS_BUFSIZE_2560 0x0000000c
681 #define ADCBS_BUFSIZE_3072 0x0000000d
682 #define ADCBS_BUFSIZE_3584 0x0000000e
683 #define ADCBS_BUFSIZE_4096 0x0000000f
684 #define ADCBS_BUFSIZE_5120 0x00000010
685 #define ADCBS_BUFSIZE_6144 0x00000011
686 #define ADCBS_BUFSIZE_7168 0x00000012
687 #define ADCBS_BUFSIZE_8192 0x00000013
688 #define ADCBS_BUFSIZE_10240 0x00000014
689 #define ADCBS_BUFSIZE_12288 0x00000015
690 #define ADCBS_BUFSIZE_14366 0x00000016
691 #define ADCBS_BUFSIZE_16384 0x00000017
692 #define ADCBS_BUFSIZE_20480 0x00000018
693 #define ADCBS_BUFSIZE_24576 0x00000019
694 #define ADCBS_BUFSIZE_28672 0x0000001a
695 #define ADCBS_BUFSIZE_32768 0x0000001b
696 #define ADCBS_BUFSIZE_40960 0x0000001c
697 #define ADCBS_BUFSIZE_49152 0x0000001d
698 #define ADCBS_BUFSIZE_57344 0x0000001e
699 #define ADCBS_BUFSIZE_65536 0x0000001f
700
701 /* Current Send B, A Amounts */
702 #define A_CSBA 0x4c
703
704 /* Current Send D, C Amounts */
705 #define A_CSDC 0x4d
706
707 /* Current Send F, E Amounts */
708 #define A_CSFE 0x4e
709
710 /* Current Send H, G Amounts */
711 #define A_CSHG 0x4f
712
713
714 #define CDCS 0x50 /* CD-ROM digital channel status register */
715
716 #define GPSCS 0x51 /* General Purpose SPDIF channel status register*/
717
718 #define DBG 0x52 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
719
720 /* S/PDIF Input C Channel Status */
721 #define A_SPSC 0x52
722
723 #define REG53 0x53 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
724
725 #define A_DBG 0x53
726 #define A_DBG_SINGLE_STEP 0x00020000 /* Set to zero to start dsp */
727 #define A_DBG_ZC 0x40000000 /* zero tram counter */
728 #define A_DBG_STEP_ADDR 0x000003ff
729 #define A_DBG_SATURATION_OCCURED 0x20000000
730 #define A_DBG_SATURATION_ADDR 0x0ffc0000
731
732 // NOTE: 0x54,55,56: 64-bit
733 #define SPCS0 0x54 /* SPDIF output Channel Status 0 register */
734
735 #define SPCS1 0x55 /* SPDIF output Channel Status 1 register */
736
737 #define SPCS2 0x56 /* SPDIF output Channel Status 2 register */
738
739 #define SPCS_CLKACCYMASK 0x30000000 /* Clock accuracy */
740 #define SPCS_CLKACCY_1000PPM 0x00000000 /* 1000 parts per million */
741 #define SPCS_CLKACCY_50PPM 0x10000000 /* 50 parts per million */
742 #define SPCS_CLKACCY_VARIABLE 0x20000000 /* Variable accuracy */
743 #define SPCS_SAMPLERATEMASK 0x0f000000 /* Sample rate */
744 #define SPCS_SAMPLERATE_44 0x00000000 /* 44.1kHz sample rate */
745 #define SPCS_SAMPLERATE_48 0x02000000 /* 48kHz sample rate */
746 #define SPCS_SAMPLERATE_32 0x03000000 /* 32kHz sample rate */
747 #define SPCS_CHANNELNUMMASK 0x00f00000 /* Channel number */
748 #define SPCS_CHANNELNUM_UNSPEC 0x00000000 /* Unspecified channel number */
749 #define SPCS_CHANNELNUM_LEFT 0x00100000 /* Left channel */
750 #define SPCS_CHANNELNUM_RIGHT 0x00200000 /* Right channel */
751 #define SPCS_SOURCENUMMASK 0x000f0000 /* Source number */
752 #define SPCS_SOURCENUM_UNSPEC 0x00000000 /* Unspecified source number */
753 #define SPCS_GENERATIONSTATUS 0x00008000 /* Originality flag (see IEC-958 spec) */
754 #define SPCS_CATEGORYCODEMASK 0x00007f00 /* Category code (see IEC-958 spec) */
755 #define SPCS_MODEMASK 0x000000c0 /* Mode (see IEC-958 spec) */
756 #define SPCS_EMPHASISMASK 0x00000038 /* Emphasis */
757 #define SPCS_EMPHASIS_NONE 0x00000000 /* No emphasis */
758 #define SPCS_EMPHASIS_50_15 0x00000008 /* 50/15 usec 2 channel */
759 #define SPCS_COPYRIGHT 0x00000004 /* Copyright asserted flag -- do not modify */
760 #define SPCS_NOTAUDIODATA 0x00000002 /* 0 = Digital audio, 1 = not audio */
761 #define SPCS_PROFESSIONAL 0x00000001 /* 0 = Consumer (IEC-958), 1 = pro (AES3-1992) */
762
763 /* 0x57: Not used */
764
765 /* The 32-bit CLIx and SOLx registers all have one bit per channel control/status */
766 #define CLIEL 0x58 /* Channel loop interrupt enable low register */
767
768 #define CLIEH 0x59 /* Channel loop interrupt enable high register */
769
770 #define CLIPL 0x5a /* Channel loop interrupt pending low register */
771
772 #define CLIPH 0x5b /* Channel loop interrupt pending high register */
773
774 #define SOLEL 0x5c /* Stop on loop enable low register */
775
776 #define SOLEH 0x5d /* Stop on loop enable high register */
777
778 #define SPBYPASS 0x5e /* SPDIF BYPASS mode register */
779 #define SPBYPASS_SPDIF0_MASK 0x00000003 /* SPDIF 0 bypass mode */
780 #define SPBYPASS_SPDIF1_MASK 0x0000000c /* SPDIF 1 bypass mode */
781 /* bypass mode: 0 - DSP; 1 - SPDIF A, 2 - SPDIF B, 3 - SPDIF C */
782 #define SPBYPASS_FORMAT 0x00000f00 /* If 1, SPDIF XX uses 24 bit, if 0 - 20 bit */
783
784 #define AC97SLOT 0x5f /* additional AC97 slots enable bits */
785 #define AC97SLOT_REAR_RIGHT 0x01 /* Rear left */
786 #define AC97SLOT_REAR_LEFT 0x02 /* Rear right */
787 #define AC97SLOT_CNTR 0x10 /* Center enable */
788 #define AC97SLOT_LFE 0x20 /* LFE enable */
789
790 /* PCB Revision */
791 #define A_PCB 0x5f
792
793 // NOTE: 0x60,61,62: 64-bit
794 #define CDSRCS 0x60 /* CD-ROM Sample Rate Converter status register */
795
796 #define GPSRCS 0x61 /* General Purpose SPDIF sample rate cvt status */
797
798 #define ZVSRCS 0x62 /* ZVideo sample rate converter status */
799 /* NOTE: This one has no SPDIFLOCKED field */
800 /* Assumes sample lock */
801
802 /* These three bitfields apply to CDSRCS, GPSRCS, and (except as noted) ZVSRCS. */
803 #define SRCS_SPDIFVALID 0x04000000 /* SPDIF stream valid */
804 #define SRCS_SPDIFLOCKED 0x02000000 /* SPDIF stream locked */
805 #define SRCS_RATELOCKED 0x01000000 /* Sample rate locked */
806 #define SRCS_ESTSAMPLERATE 0x0007ffff /* Do not modify this field. */
807
808 /* Note that these values can vary +/- by a small amount */
809 #define SRCS_SPDIFRATE_44 0x0003acd9
810 #define SRCS_SPDIFRATE_48 0x00040000
811 #define SRCS_SPDIFRATE_96 0x00080000
812
813 #define MICIDX 0x63 /* Microphone recording buffer index register */
814 #define MICIDX_MASK 0x0000ffff /* 16-bit value */
815 #define MICIDX_IDX 0x10000063
816
817 #define ADCIDX 0x64 /* ADC recording buffer index register */
818 #define ADCIDX_MASK 0x0000ffff /* 16 bit index field */
819 #define ADCIDX_IDX 0x10000064
820
821 #define A_ADCIDX 0x63
822 #define A_ADCIDX_IDX 0x10000063
823
824 #define A_MICIDX 0x64
825 #define A_MICIDX_IDX 0x10000064
826
827 #define FXIDX 0x65 /* FX recording buffer index register */
828 #define FXIDX_MASK 0x0000ffff /* 16-bit value */
829 #define FXIDX_IDX 0x10000065
830
831 /* The 32-bit HLIx and HLIPx registers all have one bit per channel control/status */
832 #define HLIEL 0x66 /* Channel half loop interrupt enable low register */
833
834 #define HLIEH 0x67 /* Channel half loop interrupt enable high register */
835
836 #define HLIPL 0x68 /* Channel half loop interrupt pending low register */
837
838 #define HLIPH 0x69 /* Channel half loop interrupt pending high register */
839
840 /* S/PDIF Host Record Index (bypasses SRC) */
841 #define A_SPRI 0x6a
842 /* S/PDIF Host Record Address */
843 #define A_SPRA 0x6b
844 /* S/PDIF Host Record Control */
845 #define A_SPRC 0x6c
846 /* Delayed Interrupt Counter & Enable */
847 #define A_DICE 0x6d
848 /* Tank Table Base */
849 #define A_TTB 0x6e
850 /* Tank Delay Offset */
851 #define A_TDOF 0x6f
852
853 /* This is the MPU port on the card (via the game port) */
854 #define A_MUDATA1 0x70
855 #define A_MUCMD1 0x71
856 #define A_MUSTAT1 A_MUCMD1
857
858 /* This is the MPU port on the Audigy Drive */
859 #define A_MUDATA2 0x72
860 #define A_MUCMD2 0x73
861 #define A_MUSTAT2 A_MUCMD2
862
863 /* The next two are the Audigy equivalent of FXWC */
864 /* the Audigy can record any output (16bit, 48kHz, up to 64 channel simultaneously) */
865 /* Each bit selects a channel for recording */
866 #define A_FXWC1 0x74 /* Selects 0x7f-0x60 for FX recording */
867 #define A_FXWC2 0x75 /* Selects 0x9f-0x80 for FX recording */
868
869 /* Extended Hardware Control */
870 #define A_SPDIF_SAMPLERATE 0x76 /* Set the sample rate of SPDIF output */
871 #define A_SAMPLE_RATE 0x76 /* Various sample rate settings. */
872 #define A_SAMPLE_RATE_NOT_USED 0x0ffc111e /* Bits that are not used and cannot be set. */
873 #define A_SAMPLE_RATE_UNKNOWN 0xf0030001 /* Bits that can be set, but have unknown use. */
874 #define A_SPDIF_RATE_MASK 0x000000e0 /* Any other values for rates, just use 48000 */
875 #define A_SPDIF_48000 0x00000000
876 #define A_SPDIF_192000 0x00000020
877 #define A_SPDIF_96000 0x00000040
878 #define A_SPDIF_44100 0x00000080
879
880 #define A_I2S_CAPTURE_RATE_MASK 0x00000e00 /* This sets the capture PCM rate, but it is */
881 #define A_I2S_CAPTURE_48000 0x00000000 /* unclear if this sets the ADC rate as well. */
882 #define A_I2S_CAPTURE_192000 0x00000200
883 #define A_I2S_CAPTURE_96000 0x00000400
884 #define A_I2S_CAPTURE_44100 0x00000800
885
886 #define A_PCM_RATE_MASK 0x0000e000 /* This sets the playback PCM rate on the P16V */
887 #define A_PCM_48000 0x00000000
888 #define A_PCM_192000 0x00002000
889 #define A_PCM_96000 0x00004000
890 #define A_PCM_44100 0x00008000
891
892 /* I2S0 Sample Rate Tracker Status */
893 #define A_SRT3 0x77
894
895 /* I2S1 Sample Rate Tracker Status */
896 #define A_SRT4 0x78
897
898 /* I2S2 Sample Rate Tracker Status */
899 #define A_SRT5 0x79
900 /* - default to 0x01080000 on my audigy 2 ZS --rlrevell */
901
902 /* Tank Table DMA Address */
903 #define A_TTDA 0x7a
904 /* Tank Table DMA Data */
905 #define A_TTDD 0x7b
906
907 #define A_FXRT2 0x7c
908 #define A_FXRT_CHANNELE 0x0000003f /* Effects send bus number for channel's effects send E */
909 #define A_FXRT_CHANNELF 0x00003f00 /* Effects send bus number for channel's effects send F */
910 #define A_FXRT_CHANNELG 0x003f0000 /* Effects send bus number for channel's effects send G */
911 #define A_FXRT_CHANNELH 0x3f000000 /* Effects send bus number for channel's effects send H */
912
913 #define A_SENDAMOUNTS 0x7d
914 #define A_FXSENDAMOUNT_E_MASK 0xFF000000
915 #define A_FXSENDAMOUNT_F_MASK 0x00FF0000
916 #define A_FXSENDAMOUNT_G_MASK 0x0000FF00
917 #define A_FXSENDAMOUNT_H_MASK 0x000000FF
918 /* 0x7c, 0x7e "high bit is used for filtering" */
919
920 /* The send amounts for this one are the same as used with the emu10k1 */
921 #define A_FXRT1 0x7e
922 #define A_FXRT_CHANNELA 0x0000003f
923 #define A_FXRT_CHANNELB 0x00003f00
924 #define A_FXRT_CHANNELC 0x003f0000
925 #define A_FXRT_CHANNELD 0x3f000000
926
927 /* 0x7f: Not used */
928 /* Each FX general purpose register is 32 bits in length, all bits are used */
929 #define FXGPREGBASE 0x100 /* FX general purpose registers base */
930 #define A_FXGPREGBASE 0x400 /* Audigy GPRs, 0x400 to 0x5ff */
931
932 #define A_TANKMEMCTLREGBASE 0x100 /* Tank memory control registers base - only for Audigy */
933 #define A_TANKMEMCTLREG_MASK 0x1f /* only 5 bits used - only for Audigy */
934
935 /* Tank audio data is logarithmically compressed down to 16 bits before writing to TRAM and is */
936 /* decompressed back to 20 bits on a read. There are a total of 160 locations, the last 32 */
937 /* locations are for external TRAM. */
938 #define TANKMEMDATAREGBASE 0x200 /* Tank memory data registers base */
939 #define TANKMEMDATAREG_MASK 0x000fffff /* 20 bit tank audio data field */
940
941 /* Combined address field and memory opcode or flag field. 160 locations, last 32 are external */
942 #define TANKMEMADDRREGBASE 0x300 /* Tank memory address registers base */
943 #define TANKMEMADDRREG_ADDR_MASK 0x000fffff /* 20 bit tank address field */
944 #define TANKMEMADDRREG_CLEAR 0x00800000 /* Clear tank memory */
945 #define TANKMEMADDRREG_ALIGN 0x00400000 /* Align read or write relative to tank access */
946 #define TANKMEMADDRREG_WRITE 0x00200000 /* Write to tank memory */
947 #define TANKMEMADDRREG_READ 0x00100000 /* Read from tank memory */
948
949 #define MICROCODEBASE 0x400 /* Microcode data base address */
950
951 /* Each DSP microcode instruction is mapped into 2 doublewords */
952 /* NOTE: When writing, always write the LO doubleword first. Reads can be in either order. */
953 #define LOWORD_OPX_MASK 0x000ffc00 /* Instruction operand X */
954 #define LOWORD_OPY_MASK 0x000003ff /* Instruction operand Y */
955 #define HIWORD_OPCODE_MASK 0x00f00000 /* Instruction opcode */
956 #define HIWORD_RESULT_MASK 0x000ffc00 /* Instruction result */
957 #define HIWORD_OPA_MASK 0x000003ff /* Instruction operand A */
958
959
960 /* Audigy Soundcard have a different instruction format */
961 #define A_MICROCODEBASE 0x600
962 #define A_LOWORD_OPY_MASK 0x000007ff
963 #define A_LOWORD_OPX_MASK 0x007ff000
964 #define A_HIWORD_OPCODE_MASK 0x0f000000
965 #define A_HIWORD_RESULT_MASK 0x007ff000
966 #define A_HIWORD_OPA_MASK 0x000007ff
967
968 /************************************************************************************************/
969 /* EMU1010m HANA FPGA registers */
970 /************************************************************************************************/
971 #define EMU_HANA_DESTHI 0x00 /* 0000xxx 3 bits Link Destination */
972 #define EMU_HANA_DESTLO 0x01 /* 00xxxxx 5 bits */
973 #define EMU_HANA_SRCHI 0x02 /* 0000xxx 3 bits Link Source */
974 #define EMU_HANA_SRCLO 0x03 /* 00xxxxx 5 bits */
975 #define EMU_HANA_DOCK_PWR 0x04 /* 000000x 1 bits Audio Dock power */
976 #define EMU_HANA_DOCK_PWR_ON 0x01 /* Audio Dock power on */
977 #define EMU_HANA_WCLOCK 0x05 /* 0000xxx 3 bits Word Clock source select */
978 /* Must be written after power on to reset DLL */
979 /* One is unable to detect the Audio dock without this */
980 #define EMU_HANA_WCLOCK_SRC_MASK 0x07
981 #define EMU_HANA_WCLOCK_INT_48K 0x00
982 #define EMU_HANA_WCLOCK_INT_44_1K 0x01
983 #define EMU_HANA_WCLOCK_HANA_SPDIF_IN 0x02
984 #define EMU_HANA_WCLOCK_HANA_ADAT_IN 0x03
985 #define EMU_HANA_WCLOCK_SYNC_BNCN 0x04
986 #define EMU_HANA_WCLOCK_2ND_HANA 0x05
987 #define EMU_HANA_WCLOCK_SRC_RESERVED 0x06
988 #define EMU_HANA_WCLOCK_OFF 0x07 /* For testing, forces fallback to DEFCLOCK */
989 #define EMU_HANA_WCLOCK_MULT_MASK 0x18
990 #define EMU_HANA_WCLOCK_1X 0x00
991 #define EMU_HANA_WCLOCK_2X 0x08
992 #define EMU_HANA_WCLOCK_4X 0x10
993 #define EMU_HANA_WCLOCK_MULT_RESERVED 0x18
994
995 #define EMU_HANA_DEFCLOCK 0x06 /* 000000x 1 bits Default Word Clock */
996 #define EMU_HANA_DEFCLOCK_48K 0x00
997 #define EMU_HANA_DEFCLOCK_44_1K 0x01
998
999 #define EMU_HANA_UNMUTE 0x07 /* 000000x 1 bits Mute all audio outputs */
1000 #define EMU_MUTE 0x00
1001 #define EMU_UNMUTE 0x01
1002
1003 #define EMU_HANA_FPGA_CONFIG 0x08 /* 00000xx 2 bits Config control of FPGAs */
1004 #define EMU_HANA_FPGA_CONFIG_AUDIODOCK 0x01 /* Set in order to program FPGA on Audio Dock */
1005 #define EMU_HANA_FPGA_CONFIG_HANA 0x02 /* Set in order to program FPGA on Hana */
1006
1007 #define EMU_HANA_IRQ_ENABLE 0x09 /* 000xxxx 4 bits IRQ Enable */
1008 #define EMU_HANA_IRQ_WCLK_CHANGED 0x01
1009 #define EMU_HANA_IRQ_ADAT 0x02
1010 #define EMU_HANA_IRQ_DOCK 0x04
1011 #define EMU_HANA_IRQ_DOCK_LOST 0x08
1012
1013 #define EMU_HANA_SPDIF_MODE 0x0a /* 00xxxxx 5 bits SPDIF MODE */
1014 #define EMU_HANA_SPDIF_MODE_TX_COMSUMER 0x00
1015 #define EMU_HANA_SPDIF_MODE_TX_PRO 0x01
1016 #define EMU_HANA_SPDIF_MODE_TX_NOCOPY 0x02
1017 #define EMU_HANA_SPDIF_MODE_RX_COMSUMER 0x00
1018 #define EMU_HANA_SPDIF_MODE_RX_PRO 0x04
1019 #define EMU_HANA_SPDIF_MODE_RX_NOCOPY 0x08
1020 #define EMU_HANA_SPDIF_MODE_RX_INVALID 0x10
1021
1022 #define EMU_HANA_OPTICAL_TYPE 0x0b /* 00000xx 2 bits ADAT or SPDIF in/out */
1023 #define EMU_HANA_OPTICAL_IN_SPDIF 0x00
1024 #define EMU_HANA_OPTICAL_IN_ADAT 0x01
1025 #define EMU_HANA_OPTICAL_OUT_SPDIF 0x00
1026 #define EMU_HANA_OPTICAL_OUT_ADAT 0x02
1027
1028 #define EMU_HANA_MIDI_IN 0x0c /* 000000x 1 bit Control MIDI */
1029 #define EMU_HANA_MIDI_IN_FROM_HAMOA 0x00 /* HAMOA MIDI in to Alice 2 MIDI B */
1030 #define EMU_HANA_MIDI_IN_FROM_DOCK 0x01 /* Audio Dock MIDI in to Alice 2 MIDI B */
1031
1032 #define EMU_HANA_DOCK_LEDS_1 0x0d /* 000xxxx 4 bit Audio Dock LEDs */
1033 #define EMU_HANA_DOCK_LEDS_1_MIDI1 0x01 /* MIDI 1 LED on */
1034 #define EMU_HANA_DOCK_LEDS_1_MIDI2 0x02 /* MIDI 2 LED on */
1035 #define EMU_HANA_DOCK_LEDS_1_SMPTE_IN 0x04 /* SMPTE IN LED on */
1036 #define EMU_HANA_DOCK_LEDS_1_SMPTE_OUT 0x08 /* SMPTE OUT LED on */
1037
1038 #define EMU_HANA_DOCK_LEDS_2 0x0e /* 0xxxxxx 6 bit Audio Dock LEDs */
1039 #define EMU_HANA_DOCK_LEDS_2_44K 0x01 /* 44.1 kHz LED on */
1040 #define EMU_HANA_DOCK_LEDS_2_48K 0x02 /* 48 kHz LED on */
1041 #define EMU_HANA_DOCK_LEDS_2_96K 0x04 /* 96 kHz LED on */
1042 #define EMU_HANA_DOCK_LEDS_2_192K 0x08 /* 192 kHz LED on */
1043 #define EMU_HANA_DOCK_LEDS_2_LOCK 0x10 /* LOCK LED on */
1044 #define EMU_HANA_DOCK_LEDS_2_EXT 0x20 /* EXT LED on */
1045
1046 #define EMU_HANA_DOCK_LEDS_3 0x0f /* 0xxxxxx 6 bit Audio Dock LEDs */
1047 #define EMU_HANA_DOCK_LEDS_3_CLIP_A 0x01 /* Mic A Clip LED on */
1048 #define EMU_HANA_DOCK_LEDS_3_CLIP_B 0x02 /* Mic B Clip LED on */
1049 #define EMU_HANA_DOCK_LEDS_3_SIGNAL_A 0x04 /* Signal A Clip LED on */
1050 #define EMU_HANA_DOCK_LEDS_3_SIGNAL_B 0x08 /* Signal B Clip LED on */
1051 #define EMU_HANA_DOCK_LEDS_3_MANUAL_CLIP 0x10 /* Manual Clip detection */
1052 #define EMU_HANA_DOCK_LEDS_3_MANUAL_SIGNAL 0x20 /* Manual Signal detection */
1053
1054 #define EMU_HANA_ADC_PADS 0x10 /* 0000xxx 3 bit Audio Dock ADC 14dB pads */
1055 #define EMU_HANA_DOCK_ADC_PAD1 0x01 /* 14dB Attenuation on Audio Dock ADC 1 */
1056 #define EMU_HANA_DOCK_ADC_PAD2 0x02 /* 14dB Attenuation on Audio Dock ADC 2 */
1057 #define EMU_HANA_DOCK_ADC_PAD3 0x04 /* 14dB Attenuation on Audio Dock ADC 3 */
1058 #define EMU_HANA_0202_ADC_PAD1 0x08 /* 14dB Attenuation on 0202 ADC 1 */
1059
1060 #define EMU_HANA_DOCK_MISC 0x11 /* 0xxxxxx 6 bit Audio Dock misc bits */
1061 #define EMU_HANA_DOCK_DAC1_MUTE 0x01 /* DAC 1 Mute */
1062 #define EMU_HANA_DOCK_DAC2_MUTE 0x02 /* DAC 2 Mute */
1063 #define EMU_HANA_DOCK_DAC3_MUTE 0x04 /* DAC 3 Mute */
1064 #define EMU_HANA_DOCK_DAC4_MUTE 0x08 /* DAC 4 Mute */
1065 #define EMU_HANA_DOCK_PHONES_192_DAC1 0x00 /* DAC 1 Headphones source at 192kHz */
1066 #define EMU_HANA_DOCK_PHONES_192_DAC2 0x10 /* DAC 2 Headphones source at 192kHz */
1067 #define EMU_HANA_DOCK_PHONES_192_DAC3 0x20 /* DAC 3 Headphones source at 192kHz */
1068 #define EMU_HANA_DOCK_PHONES_192_DAC4 0x30 /* DAC 4 Headphones source at 192kHz */
1069
1070 #define EMU_HANA_MIDI_OUT 0x12 /* 00xxxxx 5 bit Source for each MIDI out port */
1071 #define EMU_HANA_MIDI_OUT_0202 0x01 /* 0202 MIDI from Alice 2. 0 = A, 1 = B */
1072 #define EMU_HANA_MIDI_OUT_DOCK1 0x02 /* Audio Dock MIDI1 front, from Alice 2. 0 = A, 1 = B */
1073 #define EMU_HANA_MIDI_OUT_DOCK2 0x04 /* Audio Dock MIDI2 rear, from Alice 2. 0 = A, 1 = B */
1074 #define EMU_HANA_MIDI_OUT_SYNC2 0x08 /* Sync card. Not the actual MIDI out jack. 0 = A, 1 = B */
1075 #define EMU_HANA_MIDI_OUT_LOOP 0x10 /* 0 = bits (3:0) normal. 1 = MIDI loopback enabled. */
1076
1077 #define EMU_HANA_DAC_PADS 0x13 /* 00xxxxx 5 bit DAC 14dB attenuation pads */
1078 #define EMU_HANA_DOCK_DAC_PAD1 0x01 /* 14dB Attenuation on AudioDock DAC 1. Left and Right */
1079 #define EMU_HANA_DOCK_DAC_PAD2 0x02 /* 14dB Attenuation on AudioDock DAC 2. Left and Right */
1080 #define EMU_HANA_DOCK_DAC_PAD3 0x04 /* 14dB Attenuation on AudioDock DAC 3. Left and Right */
1081 #define EMU_HANA_DOCK_DAC_PAD4 0x08 /* 14dB Attenuation on AudioDock DAC 4. Left and Right */
1082 #define EMU_HANA_0202_DAC_PAD1 0x10 /* 14dB Attenuation on 0202 DAC 1. Left and Right */
1083
1084 /* 0x14 - 0x1f Unused R/W registers */
1085 #define EMU_HANA_IRQ_STATUS 0x20 /* 000xxxx 4 bits IRQ Status */
1086 #if 0 /* Already defined for reg 0x09 IRQ_ENABLE */
1087 #define EMU_HANA_IRQ_WCLK_CHANGED 0x01
1088 #define EMU_HANA_IRQ_ADAT 0x02
1089 #define EMU_HANA_IRQ_DOCK 0x04
1090 #define EMU_HANA_IRQ_DOCK_LOST 0x08
1091 #endif
1092
1093 #define EMU_HANA_OPTION_CARDS 0x21 /* 000xxxx 4 bits Presence of option cards */
1094 #define EMU_HANA_OPTION_HAMOA 0x01 /* HAMOA card present */
1095 #define EMU_HANA_OPTION_SYNC 0x02 /* Sync card present */
1096 #define EMU_HANA_OPTION_DOCK_ONLINE 0x04 /* Audio Dock online and FPGA configured */
1097 #define EMU_HANA_OPTION_DOCK_OFFLINE 0x08 /* Audio Dock online and FPGA not configured */
1098
1099 #define EMU_HANA_ID 0x22 /* 1010101 7 bits ID byte & 0x7f = 0x55 */
1100
1101 #define EMU_HANA_MAJOR_REV 0x23 /* 0000xxx 3 bit Hana FPGA Major rev */
1102 #define EMU_HANA_MINOR_REV 0x24 /* 0000xxx 3 bit Hana FPGA Minor rev */
1103
1104 #define EMU_DOCK_MAJOR_REV 0x25 /* 0000xxx 3 bit Audio Dock FPGA Major rev */
1105 #define EMU_DOCK_MINOR_REV 0x26 /* 0000xxx 3 bit Audio Dock FPGA Minor rev */
1106
1107 #define EMU_DOCK_BOARD_ID 0x27 /* 00000xx 2 bits Audio Dock ID pins */
1108 #define EMU_DOCK_BOARD_ID0 0x00 /* ID bit 0 */
1109 #define EMU_DOCK_BOARD_ID1 0x03 /* ID bit 1 */
1110
1111 #define EMU_HANA_WC_SPDIF_HI 0x28 /* 0xxxxxx 6 bit SPDIF IN Word clock, upper 6 bits */
1112 #define EMU_HANA_WC_SPDIF_LO 0x29 /* 0xxxxxx 6 bit SPDIF IN Word clock, lower 6 bits */
1113
1114 #define EMU_HANA_WC_ADAT_HI 0x2a /* 0xxxxxx 6 bit ADAT IN Word clock, upper 6 bits */
1115 #define EMU_HANA_WC_ADAT_LO 0x2b /* 0xxxxxx 6 bit ADAT IN Word clock, lower 6 bits */
1116
1117 #define EMU_HANA_WC_BNC_LO 0x2c /* 0xxxxxx 6 bit BNC IN Word clock, lower 6 bits */
1118 #define EMU_HANA_WC_BNC_HI 0x2d /* 0xxxxxx 6 bit BNC IN Word clock, upper 6 bits */
1119
1120 #define EMU_HANA2_WC_SPDIF_HI 0x2e /* 0xxxxxx 6 bit HANA2 SPDIF IN Word clock, upper 6 bits */
1121 #define EMU_HANA2_WC_SPDIF_LO 0x2f /* 0xxxxxx 6 bit HANA2 SPDIF IN Word clock, lower 6 bits */
1122 /* 0x30 - 0x3f Unused Read only registers */
1123
1124 /************************************************************************************************/
1125 /* EMU1010m HANA Destinations */
1126 /************************************************************************************************/
1127 /* Hana, original 1010,1212,1820 using Alice2
1128 * Destiniations for SRATEX = 1X rates: 44.1 kHz or 48 kHz
1129 * 0x00, 0x00-0x0f: 16 EMU32 channels to Alice2
1130 * 0x01, 0x10-0x1f: 32 Elink channels to Audio Dock
1131 * 0x01, 0x00: Dock DAC 1 Left
1132 * 0x01, 0x04: Dock DAC 1 Right
1133 * 0x01, 0x08: Dock DAC 2 Left
1134 * 0x01, 0x0c: Dock DAC 2 Right
1135 * 0x01, 0x10: Dock DAC 3 Left
1136 * 0x01, 0x12: PHONES Left
1137 * 0x01, 0x14: Dock DAC 3 Right
1138 * 0x01, 0x16: PHONES Right
1139 * 0x01, 0x18: Dock DAC 4 Left
1140 * 0x01, 0x1a: S/PDIF Left
1141 * 0x01, 0x1c: Dock DAC 4 Right
1142 * 0x01, 0x1e: S/PDIF Right
1143 * 0x02, 0x00: Hana S/PDIF Left
1144 * 0x02, 0x01: Hana S/PDIF Right
1145 * 0x03, 0x00: Hanoa DAC Left
1146 * 0x03, 0x01: Hanoa DAC Right
1147 * 0x04, 0x00-0x07: Hana ADAT
1148 * 0x05, 0x00: I2S0 Left to Alice2
1149 * 0x05, 0x01: I2S0 Right to Alice2
1150 * 0x06, 0x00: I2S0 Left to Alice2
1151 * 0x06, 0x01: I2S0 Right to Alice2
1152 * 0x07, 0x00: I2S0 Left to Alice2
1153 * 0x07, 0x01: I2S0 Right to Alice2
1154 *
1155 * Hana2 never released, but used Tina
1156 * Not needed.
1157 *
1158 * Hana3, rev2 1010,1212,1616 using Tina
1159 * Destinations for SRATEX = 1X rates: 44.1 kHz or 48 kHz
1160 * 0x00, 0x00-0x0f: 16 EMU32A channels to Tina
1161 * 0x01, 0x10-0x1f: 32 EDI channels to Micro Dock
1162 * 0x01, 0x00: Dock DAC 1 Left
1163 * 0x01, 0x04: Dock DAC 1 Right
1164 * 0x01, 0x08: Dock DAC 2 Left
1165 * 0x01, 0x0c: Dock DAC 2 Right
1166 * 0x01, 0x10: Dock DAC 3 Left
1167 * 0x01, 0x12: Dock S/PDIF Left
1168 * 0x01, 0x14: Dock DAC 3 Right
1169 * 0x01, 0x16: Dock S/PDIF Right
1170 * 0x01, 0x18-0x1f: Dock ADAT 0-7
1171 * 0x02, 0x00: Hana3 S/PDIF Left
1172 * 0x02, 0x01: Hana3 S/PDIF Right
1173 * 0x03, 0x00: Hanoa DAC Left
1174 * 0x03, 0x01: Hanoa DAC Right
1175 * 0x04, 0x00-0x07: Hana3 ADAT 0-7
1176 * 0x05, 0x00-0x0f: 16 EMU32B channels to Tina
1177 * 0x06-0x07: Not used
1178 *
1179 * HanaLite, rev1 0404 using Alice2
1180 * Destiniations for SRATEX = 1X rates: 44.1 kHz or 48 kHz
1181 * 0x00, 0x00-0x0f: 16 EMU32 channels to Alice2
1182 * 0x01: Not used
1183 * 0x02, 0x00: S/PDIF Left
1184 * 0x02, 0x01: S/PDIF Right
1185 * 0x03, 0x00: DAC Left
1186 * 0x03, 0x01: DAC Right
1187 * 0x04-0x07: Not used
1188 *
1189 * HanaLiteLite, rev2 0404 using Alice2
1190 * Destiniations for SRATEX = 1X rates: 44.1 kHz or 48 kHz
1191 * 0x00, 0x00-0x0f: 16 EMU32 channels to Alice2
1192 * 0x01: Not used
1193 * 0x02, 0x00: S/PDIF Left
1194 * 0x02, 0x01: S/PDIF Right
1195 * 0x03, 0x00: DAC Left
1196 * 0x03, 0x01: DAC Right
1197 * 0x04-0x07: Not used
1198 *
1199 * Mana, Cardbus 1616 using Tina2
1200 * Destinations for SRATEX = 1X rates: 44.1 kHz or 48 kHz
1201 * 0x00, 0x00-0x0f: 16 EMU32A channels to Tina2
1202 * 0x01, 0x10-0x1f: 32 EDI channels to Micro Dock
1203 * 0x01, 0x00: Dock DAC 1 Left
1204 * 0x01, 0x04: Dock DAC 1 Right
1205 * 0x01, 0x08: Dock DAC 2 Left
1206 * 0x01, 0x0c: Dock DAC 2 Right
1207 * 0x01, 0x10: Dock DAC 3 Left
1208 * 0x01, 0x12: Dock S/PDIF Left
1209 * 0x01, 0x14: Dock DAC 3 Right
1210 * 0x01, 0x16: Dock S/PDIF Right
1211 * 0x01, 0x18-0x1f: Dock ADAT 0-7
1212 * 0x02: Not used
1213 * 0x03, 0x00: Mana DAC Left
1214 * 0x03, 0x01: Mana DAC Right
1215 * 0x04, 0x00-0x0f: 16 EMU32B channels to Tina2
1216 * 0x05-0x07: Not used
1217 *
1218 *
1219 */
1220 /* 32-bit destinations of signal in the Hana FPGA. Destinations are either
1221 * physical outputs of Hana, or outputs going to Alice2 (audigy) for capture
1222 * - 16 x EMU_DST_ALICE2_EMU32_X.
1223 */
1224 /* EMU32 = 32-bit serial channel between Alice2 (audigy) and Hana (FPGA) */
1225 /* EMU_DST_ALICE2_EMU32_X - data channels from Hana to Alice2 used for capture.
1226 * Which data is fed into a EMU_DST_ALICE2_EMU32_X channel in Hana depends on
1227 * setup of mixer control for each destination - see emumixer.c -
1228 * snd_emu1010_output_enum_ctls[], snd_emu1010_input_enum_ctls[]
1229 */
1230 #define EMU_DST_ALICE2_EMU32_0 0x000f /* 16 EMU32 channels to Alice2 +0 to +0xf */
1231 #define EMU_DST_ALICE2_EMU32_1 0x0000 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1232 #define EMU_DST_ALICE2_EMU32_2 0x0001 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1233 #define EMU_DST_ALICE2_EMU32_3 0x0002 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1234 #define EMU_DST_ALICE2_EMU32_4 0x0003 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1235 #define EMU_DST_ALICE2_EMU32_5 0x0004 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1236 #define EMU_DST_ALICE2_EMU32_6 0x0005 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1237 #define EMU_DST_ALICE2_EMU32_7 0x0006 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1238 #define EMU_DST_ALICE2_EMU32_8 0x0007 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1239 #define EMU_DST_ALICE2_EMU32_9 0x0008 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1240 #define EMU_DST_ALICE2_EMU32_A 0x0009 /* 16 EMU32 channels to Alice2 +0 to +0xf */
1241 #define EMU_DST_ALICE2_EMU32_B 0x000a /* 16 EMU32 channels to Alice2 +0 to +0xf */
1242 #define EMU_DST_ALICE2_EMU32_C 0x000b /* 16 EMU32 channels to Alice2 +0 to +0xf */
1243 #define EMU_DST_ALICE2_EMU32_D 0x000c /* 16 EMU32 channels to Alice2 +0 to +0xf */
1244 #define EMU_DST_ALICE2_EMU32_E 0x000d /* 16 EMU32 channels to Alice2 +0 to +0xf */
1245 #define EMU_DST_ALICE2_EMU32_F 0x000e /* 16 EMU32 channels to Alice2 +0 to +0xf */
1246 #define EMU_DST_DOCK_DAC1_LEFT1 0x0100 /* Audio Dock DAC1 Left, 1st or 48kHz only */
1247 #define EMU_DST_DOCK_DAC1_LEFT2 0x0101 /* Audio Dock DAC1 Left, 2nd or 96kHz */
1248 #define EMU_DST_DOCK_DAC1_LEFT3 0x0102 /* Audio Dock DAC1 Left, 3rd or 192kHz */
1249 #define EMU_DST_DOCK_DAC1_LEFT4 0x0103 /* Audio Dock DAC1 Left, 4th or 192kHz */
1250 #define EMU_DST_DOCK_DAC1_RIGHT1 0x0104 /* Audio Dock DAC1 Right, 1st or 48kHz only */
1251 #define EMU_DST_DOCK_DAC1_RIGHT2 0x0105 /* Audio Dock DAC1 Right, 2nd or 96kHz */
1252 #define EMU_DST_DOCK_DAC1_RIGHT3 0x0106 /* Audio Dock DAC1 Right, 3rd or 192kHz */
1253 #define EMU_DST_DOCK_DAC1_RIGHT4 0x0107 /* Audio Dock DAC1 Right, 4th or 192kHz */
1254 #define EMU_DST_DOCK_DAC2_LEFT1 0x0108 /* Audio Dock DAC2 Left, 1st or 48kHz only */
1255 #define EMU_DST_DOCK_DAC2_LEFT2 0x0109 /* Audio Dock DAC2 Left, 2nd or 96kHz */
1256 #define EMU_DST_DOCK_DAC2_LEFT3 0x010a /* Audio Dock DAC2 Left, 3rd or 192kHz */
1257 #define EMU_DST_DOCK_DAC2_LEFT4 0x010b /* Audio Dock DAC2 Left, 4th or 192kHz */
1258 #define EMU_DST_DOCK_DAC2_RIGHT1 0x010c /* Audio Dock DAC2 Right, 1st or 48kHz only */
1259 #define EMU_DST_DOCK_DAC2_RIGHT2 0x010d /* Audio Dock DAC2 Right, 2nd or 96kHz */
1260 #define EMU_DST_DOCK_DAC2_RIGHT3 0x010e /* Audio Dock DAC2 Right, 3rd or 192kHz */
1261 #define EMU_DST_DOCK_DAC2_RIGHT4 0x010f /* Audio Dock DAC2 Right, 4th or 192kHz */
1262 #define EMU_DST_DOCK_DAC3_LEFT1 0x0110 /* Audio Dock DAC1 Left, 1st or 48kHz only */
1263 #define EMU_DST_DOCK_DAC3_LEFT2 0x0111 /* Audio Dock DAC1 Left, 2nd or 96kHz */
1264 #define EMU_DST_DOCK_DAC3_LEFT3 0x0112 /* Audio Dock DAC1 Left, 3rd or 192kHz */
1265 #define EMU_DST_DOCK_DAC3_LEFT4 0x0113 /* Audio Dock DAC1 Left, 4th or 192kHz */
1266 #define EMU_DST_DOCK_PHONES_LEFT1 0x0112 /* Audio Dock PHONES Left, 1st or 48kHz only */
1267 #define EMU_DST_DOCK_PHONES_LEFT2 0x0113 /* Audio Dock PHONES Left, 2nd or 96kHz */
1268 #define EMU_DST_DOCK_DAC3_RIGHT1 0x0114 /* Audio Dock DAC1 Right, 1st or 48kHz only */
1269 #define EMU_DST_DOCK_DAC3_RIGHT2 0x0115 /* Audio Dock DAC1 Right, 2nd or 96kHz */
1270 #define EMU_DST_DOCK_DAC3_RIGHT3 0x0116 /* Audio Dock DAC1 Right, 3rd or 192kHz */
1271 #define EMU_DST_DOCK_DAC3_RIGHT4 0x0117 /* Audio Dock DAC1 Right, 4th or 192kHz */
1272 #define EMU_DST_DOCK_PHONES_RIGHT1 0x0116 /* Audio Dock PHONES Right, 1st or 48kHz only */
1273 #define EMU_DST_DOCK_PHONES_RIGHT2 0x0117 /* Audio Dock PHONES Right, 2nd or 96kHz */
1274 #define EMU_DST_DOCK_DAC4_LEFT1 0x0118 /* Audio Dock DAC2 Left, 1st or 48kHz only */
1275 #define EMU_DST_DOCK_DAC4_LEFT2 0x0119 /* Audio Dock DAC2 Left, 2nd or 96kHz */
1276 #define EMU_DST_DOCK_DAC4_LEFT3 0x011a /* Audio Dock DAC2 Left, 3rd or 192kHz */
1277 #define EMU_DST_DOCK_DAC4_LEFT4 0x011b /* Audio Dock DAC2 Left, 4th or 192kHz */
1278 #define EMU_DST_DOCK_SPDIF_LEFT1 0x011a /* Audio Dock SPDIF Left, 1st or 48kHz only */
1279 #define EMU_DST_DOCK_SPDIF_LEFT2 0x011b /* Audio Dock SPDIF Left, 2nd or 96kHz */
1280 #define EMU_DST_DOCK_DAC4_RIGHT1 0x011c /* Audio Dock DAC2 Right, 1st or 48kHz only */
1281 #define EMU_DST_DOCK_DAC4_RIGHT2 0x011d /* Audio Dock DAC2 Right, 2nd or 96kHz */
1282 #define EMU_DST_DOCK_DAC4_RIGHT3 0x011e /* Audio Dock DAC2 Right, 3rd or 192kHz */
1283 #define EMU_DST_DOCK_DAC4_RIGHT4 0x011f /* Audio Dock DAC2 Right, 4th or 192kHz */
1284 #define EMU_DST_DOCK_SPDIF_RIGHT1 0x011e /* Audio Dock SPDIF Right, 1st or 48kHz only */
1285 #define EMU_DST_DOCK_SPDIF_RIGHT2 0x011f /* Audio Dock SPDIF Right, 2nd or 96kHz */
1286 #define EMU_DST_HANA_SPDIF_LEFT1 0x0200 /* Hana SPDIF Left, 1st or 48kHz only */
1287 #define EMU_DST_HANA_SPDIF_LEFT2 0x0202 /* Hana SPDIF Left, 2nd or 96kHz */
1288 #define EMU_DST_HANA_SPDIF_RIGHT1 0x0201 /* Hana SPDIF Right, 1st or 48kHz only */
1289 #define EMU_DST_HANA_SPDIF_RIGHT2 0x0203 /* Hana SPDIF Right, 2nd or 96kHz */
1290 #define EMU_DST_HAMOA_DAC_LEFT1 0x0300 /* Hamoa DAC Left, 1st or 48kHz only */
1291 #define EMU_DST_HAMOA_DAC_LEFT2 0x0302 /* Hamoa DAC Left, 2nd or 96kHz */
1292 #define EMU_DST_HAMOA_DAC_LEFT3 0x0304 /* Hamoa DAC Left, 3rd or 192kHz */
1293 #define EMU_DST_HAMOA_DAC_LEFT4 0x0306 /* Hamoa DAC Left, 4th or 192kHz */
1294 #define EMU_DST_HAMOA_DAC_RIGHT1 0x0301 /* Hamoa DAC Right, 1st or 48kHz only */
1295 #define EMU_DST_HAMOA_DAC_RIGHT2 0x0303 /* Hamoa DAC Right, 2nd or 96kHz */
1296 #define EMU_DST_HAMOA_DAC_RIGHT3 0x0305 /* Hamoa DAC Right, 3rd or 192kHz */
1297 #define EMU_DST_HAMOA_DAC_RIGHT4 0x0307 /* Hamoa DAC Right, 4th or 192kHz */
1298 #define EMU_DST_HANA_ADAT 0x0400 /* Hana ADAT 8 channel out +0 to +7 */
1299 #define EMU_DST_ALICE_I2S0_LEFT 0x0500 /* Alice2 I2S0 Left */
1300 #define EMU_DST_ALICE_I2S0_RIGHT 0x0501 /* Alice2 I2S0 Right */
1301 #define EMU_DST_ALICE_I2S1_LEFT 0x0600 /* Alice2 I2S1 Left */
1302 #define EMU_DST_ALICE_I2S1_RIGHT 0x0601 /* Alice2 I2S1 Right */
1303 #define EMU_DST_ALICE_I2S2_LEFT 0x0700 /* Alice2 I2S2 Left */
1304 #define EMU_DST_ALICE_I2S2_RIGHT 0x0701 /* Alice2 I2S2 Right */
1305
1306 /* Additional destinations for 1616(M)/Microdock */
1307 /* Microdock S/PDIF OUT Left, 1st or 48kHz only */
1308 #define EMU_DST_MDOCK_SPDIF_LEFT1 0x0112
1309 /* Microdock S/PDIF OUT Left, 2nd or 96kHz */
1310 #define EMU_DST_MDOCK_SPDIF_LEFT2 0x0113
1311 /* Microdock S/PDIF OUT Right, 1st or 48kHz only */
1312 #define EMU_DST_MDOCK_SPDIF_RIGHT1 0x0116
1313 /* Microdock S/PDIF OUT Right, 2nd or 96kHz */
1314 #define EMU_DST_MDOCK_SPDIF_RIGHT2 0x0117
1315 /* Microdock S/PDIF ADAT 8 channel out +8 to +f */
1316 #define EMU_DST_MDOCK_ADAT 0x0118
1317
1318 /* Headphone jack on 1010 cardbus? 44.1/48kHz only? */
1319 #define EMU_DST_MANA_DAC_LEFT 0x0300
1320 /* Headphone jack on 1010 cardbus? 44.1/48kHz only? */
1321 #define EMU_DST_MANA_DAC_RIGHT 0x0301
1322
1323 /************************************************************************************************/
1324 /* EMU1010m HANA Sources */
1325 /************************************************************************************************/
1326 /* Hana, original 1010,1212,1820 using Alice2
1327 * Sources SRATEX = 1X rates: 44.1 kHz or 48 kHz
1328 * 0x00,0x00-0x1f: Silence
1329 * 0x01, 0x10-0x1f: 32 Elink channels from Audio Dock
1330 * 0x01, 0x00: Dock Mic A
1331 * 0x01, 0x04: Dock Mic B
1332 * 0x01, 0x08: Dock ADC 1 Left
1333 * 0x01, 0x0c: Dock ADC 1 Right
1334 * 0x01, 0x10: Dock ADC 2 Left
1335 * 0x01, 0x14: Dock ADC 2 Right
1336 * 0x01, 0x18: Dock ADC 3 Left
1337 * 0x01, 0x1c: Dock ADC 3 Right
1338 * 0x02, 0x00: Hana ADC Left
1339 * 0x02, 0x01: Hana ADC Right
1340 * 0x03, 0x00-0x0f: 16 inputs from Alice2 Emu32A output
1341 * 0x03, 0x10-0x1f: 16 inputs from Alice2 Emu32B output
1342 * 0x04, 0x00-0x07: Hana ADAT
1343 * 0x05, 0x00: Hana S/PDIF Left
1344 * 0x05, 0x01: Hana S/PDIF Right
1345 * 0x06-0x07: Not used
1346 *
1347 * Hana2 never released, but used Tina
1348 * Not needed.
1349 *
1350 * Hana3, rev2 1010,1212,1616 using Tina
1351 * Sources SRATEX = 1X rates: 44.1 kHz or 48 kHz
1352 * 0x00,0x00-0x1f: Silence
1353 * 0x01, 0x10-0x1f: 32 Elink channels from Audio Dock
1354 * 0x01, 0x00: Dock Mic A
1355 * 0x01, 0x04: Dock Mic B
1356 * 0x01, 0x08: Dock ADC 1 Left
1357 * 0x01, 0x0c: Dock ADC 1 Right
1358 * 0x01, 0x10: Dock ADC 2 Left
1359 * 0x01, 0x12: Dock S/PDIF Left
1360 * 0x01, 0x14: Dock ADC 2 Right
1361 * 0x01, 0x16: Dock S/PDIF Right
1362 * 0x01, 0x18-0x1f: Dock ADAT 0-7
1363 * 0x01, 0x18: Dock ADC 3 Left
1364 * 0x01, 0x1c: Dock ADC 3 Right
1365 * 0x02, 0x00: Hanoa ADC Left
1366 * 0x02, 0x01: Hanoa ADC Right
1367 * 0x03, 0x00-0x0f: 16 inputs from Tina Emu32A output
1368 * 0x03, 0x10-0x1f: 16 inputs from Tina Emu32B output
1369 * 0x04, 0x00-0x07: Hana3 ADAT
1370 * 0x05, 0x00: Hana3 S/PDIF Left
1371 * 0x05, 0x01: Hana3 S/PDIF Right
1372 * 0x06-0x07: Not used
1373 *
1374 * HanaLite, rev1 0404 using Alice2
1375 * Sources SRATEX = 1X rates: 44.1 kHz or 48 kHz
1376 * 0x00,0x00-0x1f: Silence
1377 * 0x01: Not used
1378 * 0x02, 0x00: ADC Left
1379 * 0x02, 0x01: ADC Right
1380 * 0x03, 0x00-0x0f: 16 inputs from Alice2 Emu32A output
1381 * 0x03, 0x10-0x1f: 16 inputs from Alice2 Emu32B output
1382 * 0x04: Not used
1383 * 0x05, 0x00: S/PDIF Left
1384 * 0x05, 0x01: S/PDIF Right
1385 * 0x06-0x07: Not used
1386 *
1387 * HanaLiteLite, rev2 0404 using Alice2
1388 * Sources SRATEX = 1X rates: 44.1 kHz or 48 kHz
1389 * 0x00,0x00-0x1f: Silence
1390 * 0x01: Not used
1391 * 0x02, 0x00: ADC Left
1392 * 0x02, 0x01: ADC Right
1393 * 0x03, 0x00-0x0f: 16 inputs from Alice2 Emu32A output
1394 * 0x03, 0x10-0x1f: 16 inputs from Alice2 Emu32B output
1395 * 0x04: Not used
1396 * 0x05, 0x00: S/PDIF Left
1397 * 0x05, 0x01: S/PDIF Right
1398 * 0x06-0x07: Not used
1399 *
1400 * Mana, Cardbus 1616 using Tina2
1401 * Sources SRATEX = 1X rates: 44.1 kHz or 48 kHz
1402 * 0x00,0x00-0x1f: Silence
1403 * 0x01, 0x10-0x1f: 32 Elink channels from Audio Dock
1404 * 0x01, 0x00: Dock Mic A
1405 * 0x01, 0x04: Dock Mic B
1406 * 0x01, 0x08: Dock ADC 1 Left
1407 * 0x01, 0x0c: Dock ADC 1 Right
1408 * 0x01, 0x10: Dock ADC 2 Left
1409 * 0x01, 0x12: Dock S/PDIF Left
1410 * 0x01, 0x14: Dock ADC 2 Right
1411 * 0x01, 0x16: Dock S/PDIF Right
1412 * 0x01, 0x18-0x1f: Dock ADAT 0-7
1413 * 0x01, 0x18: Dock ADC 3 Left
1414 * 0x01, 0x1c: Dock ADC 3 Right
1415 * 0x02: Not used
1416 * 0x03, 0x00-0x0f: 16 inputs from Tina Emu32A output
1417 * 0x03, 0x10-0x1f: 16 inputs from Tina Emu32B output
1418 * 0x04-0x07: Not used
1419 *
1420 */
1421
1422 /* 32-bit sources of signal in the Hana FPGA. The sources are routed to
1423 * destinations using mixer control for each destination - see emumixer.c
1424 * Sources are either physical inputs of FPGA,
1425 * or outputs from Alice (audigy) - 16 x EMU_SRC_ALICE_EMU32A +
1426 * 16 x EMU_SRC_ALICE_EMU32B
1427 */
1428 #define EMU_SRC_SILENCE 0x0000 /* Silence */
1429 #define EMU_SRC_DOCK_MIC_A1 0x0100 /* Audio Dock Mic A, 1st or 48kHz only */
1430 #define EMU_SRC_DOCK_MIC_A2 0x0101 /* Audio Dock Mic A, 2nd or 96kHz */
1431 #define EMU_SRC_DOCK_MIC_A3 0x0102 /* Audio Dock Mic A, 3rd or 192kHz */
1432 #define EMU_SRC_DOCK_MIC_A4 0x0103 /* Audio Dock Mic A, 4th or 192kHz */
1433 #define EMU_SRC_DOCK_MIC_B1 0x0104 /* Audio Dock Mic B, 1st or 48kHz only */
1434 #define EMU_SRC_DOCK_MIC_B2 0x0105 /* Audio Dock Mic B, 2nd or 96kHz */
1435 #define EMU_SRC_DOCK_MIC_B3 0x0106 /* Audio Dock Mic B, 3rd or 192kHz */
1436 #define EMU_SRC_DOCK_MIC_B4 0x0107 /* Audio Dock Mic B, 4th or 192kHz */
1437 #define EMU_SRC_DOCK_ADC1_LEFT1 0x0108 /* Audio Dock ADC1 Left, 1st or 48kHz only */
1438 #define EMU_SRC_DOCK_ADC1_LEFT2 0x0109 /* Audio Dock ADC1 Left, 2nd or 96kHz */
1439 #define EMU_SRC_DOCK_ADC1_LEFT3 0x010a /* Audio Dock ADC1 Left, 3rd or 192kHz */
1440 #define EMU_SRC_DOCK_ADC1_LEFT4 0x010b /* Audio Dock ADC1 Left, 4th or 192kHz */
1441 #define EMU_SRC_DOCK_ADC1_RIGHT1 0x010c /* Audio Dock ADC1 Right, 1st or 48kHz only */
1442 #define EMU_SRC_DOCK_ADC1_RIGHT2 0x010d /* Audio Dock ADC1 Right, 2nd or 96kHz */
1443 #define EMU_SRC_DOCK_ADC1_RIGHT3 0x010e /* Audio Dock ADC1 Right, 3rd or 192kHz */
1444 #define EMU_SRC_DOCK_ADC1_RIGHT4 0x010f /* Audio Dock ADC1 Right, 4th or 192kHz */
1445 #define EMU_SRC_DOCK_ADC2_LEFT1 0x0110 /* Audio Dock ADC2 Left, 1st or 48kHz only */
1446 #define EMU_SRC_DOCK_ADC2_LEFT2 0x0111 /* Audio Dock ADC2 Left, 2nd or 96kHz */
1447 #define EMU_SRC_DOCK_ADC2_LEFT3 0x0112 /* Audio Dock ADC2 Left, 3rd or 192kHz */
1448 #define EMU_SRC_DOCK_ADC2_LEFT4 0x0113 /* Audio Dock ADC2 Left, 4th or 192kHz */
1449 #define EMU_SRC_DOCK_ADC2_RIGHT1 0x0114 /* Audio Dock ADC2 Right, 1st or 48kHz only */
1450 #define EMU_SRC_DOCK_ADC2_RIGHT2 0x0115 /* Audio Dock ADC2 Right, 2nd or 96kHz */
1451 #define EMU_SRC_DOCK_ADC2_RIGHT3 0x0116 /* Audio Dock ADC2 Right, 3rd or 192kHz */
1452 #define EMU_SRC_DOCK_ADC2_RIGHT4 0x0117 /* Audio Dock ADC2 Right, 4th or 192kHz */
1453 #define EMU_SRC_DOCK_ADC3_LEFT1 0x0118 /* Audio Dock ADC3 Left, 1st or 48kHz only */
1454 #define EMU_SRC_DOCK_ADC3_LEFT2 0x0119 /* Audio Dock ADC3 Left, 2nd or 96kHz */
1455 #define EMU_SRC_DOCK_ADC3_LEFT3 0x011a /* Audio Dock ADC3 Left, 3rd or 192kHz */
1456 #define EMU_SRC_DOCK_ADC3_LEFT4 0x011b /* Audio Dock ADC3 Left, 4th or 192kHz */
1457 #define EMU_SRC_DOCK_ADC3_RIGHT1 0x011c /* Audio Dock ADC3 Right, 1st or 48kHz only */
1458 #define EMU_SRC_DOCK_ADC3_RIGHT2 0x011d /* Audio Dock ADC3 Right, 2nd or 96kHz */
1459 #define EMU_SRC_DOCK_ADC3_RIGHT3 0x011e /* Audio Dock ADC3 Right, 3rd or 192kHz */
1460 #define EMU_SRC_DOCK_ADC3_RIGHT4 0x011f /* Audio Dock ADC3 Right, 4th or 192kHz */
1461 #define EMU_SRC_HAMOA_ADC_LEFT1 0x0200 /* Hamoa ADC Left, 1st or 48kHz only */
1462 #define EMU_SRC_HAMOA_ADC_LEFT2 0x0202 /* Hamoa ADC Left, 2nd or 96kHz */
1463 #define EMU_SRC_HAMOA_ADC_LEFT3 0x0204 /* Hamoa ADC Left, 3rd or 192kHz */
1464 #define EMU_SRC_HAMOA_ADC_LEFT4 0x0206 /* Hamoa ADC Left, 4th or 192kHz */
1465 #define EMU_SRC_HAMOA_ADC_RIGHT1 0x0201 /* Hamoa ADC Right, 1st or 48kHz only */
1466 #define EMU_SRC_HAMOA_ADC_RIGHT2 0x0203 /* Hamoa ADC Right, 2nd or 96kHz */
1467 #define EMU_SRC_HAMOA_ADC_RIGHT3 0x0205 /* Hamoa ADC Right, 3rd or 192kHz */
1468 #define EMU_SRC_HAMOA_ADC_RIGHT4 0x0207 /* Hamoa ADC Right, 4th or 192kHz */
1469 #define EMU_SRC_ALICE_EMU32A 0x0300 /* Alice2 EMU32a 16 outputs. +0 to +0xf */
1470 #define EMU_SRC_ALICE_EMU32B 0x0310 /* Alice2 EMU32b 16 outputs. +0 to +0xf */
1471 #define EMU_SRC_HANA_ADAT 0x0400 /* Hana ADAT 8 channel in +0 to +7 */
1472 #define EMU_SRC_HANA_SPDIF_LEFT1 0x0500 /* Hana SPDIF Left, 1st or 48kHz only */
1473 #define EMU_SRC_HANA_SPDIF_LEFT2 0x0502 /* Hana SPDIF Left, 2nd or 96kHz */
1474 #define EMU_SRC_HANA_SPDIF_RIGHT1 0x0501 /* Hana SPDIF Right, 1st or 48kHz only */
1475 #define EMU_SRC_HANA_SPDIF_RIGHT2 0x0503 /* Hana SPDIF Right, 2nd or 96kHz */
1476
1477 /* Additional inputs for 1616(M)/Microdock */
1478 /* Microdock S/PDIF Left, 1st or 48kHz only */
1479 #define EMU_SRC_MDOCK_SPDIF_LEFT1 0x0112
1480 /* Microdock S/PDIF Left, 2nd or 96kHz */
1481 #define EMU_SRC_MDOCK_SPDIF_LEFT2 0x0113
1482 /* Microdock S/PDIF Right, 1st or 48kHz only */
1483 #define EMU_SRC_MDOCK_SPDIF_RIGHT1 0x0116
1484 /* Microdock S/PDIF Right, 2nd or 96kHz */
1485 #define EMU_SRC_MDOCK_SPDIF_RIGHT2 0x0117
1486 /* Microdock ADAT 8 channel in +8 to +f */
1487 #define EMU_SRC_MDOCK_ADAT 0x0118
1488
1489 /* 0x600 and 0x700 no used */
1490
1491 /* ------------------- STRUCTURES -------------------- */
1492
1493 enum {
1494 EMU10K1_EFX,
1495 EMU10K1_PCM,
1496 EMU10K1_SYNTH,
1497 EMU10K1_MIDI
1498 };
1499
1500 struct snd_emu10k1;
1501
1502 struct snd_emu10k1_voice {
1503 struct snd_emu10k1 *emu;
1504 int number;
1505 unsigned int use: 1,
1506 pcm: 1,
1507 efx: 1,
1508 synth: 1,
1509 midi: 1;
1510 void (*interrupt)(struct snd_emu10k1 *emu, struct snd_emu10k1_voice *pvoice);
1511
1512 struct snd_emu10k1_pcm *epcm;
1513 };
1514
1515 enum {
1516 PLAYBACK_EMUVOICE,
1517 PLAYBACK_EFX,
1518 CAPTURE_AC97ADC,
1519 CAPTURE_AC97MIC,
1520 CAPTURE_EFX
1521 };
1522
1523 struct snd_emu10k1_pcm {
1524 struct snd_emu10k1 *emu;
1525 int type;
1526 struct snd_pcm_substream *substream;
1527 struct snd_emu10k1_voice *voices[NUM_EFX_PLAYBACK];
1528 struct snd_emu10k1_voice *extra;
1529 unsigned short running;
1530 unsigned short first_ptr;
1531 struct snd_util_memblk *memblk;
1532 unsigned int start_addr;
1533 unsigned int ccca_start_addr;
1534 unsigned int capture_ipr; /* interrupt acknowledge mask */
1535 unsigned int capture_inte; /* interrupt enable mask */
1536 unsigned int capture_ba_reg; /* buffer address register */
1537 unsigned int capture_bs_reg; /* buffer size register */
1538 unsigned int capture_idx_reg; /* buffer index register */
1539 unsigned int capture_cr_val; /* control value */
1540 unsigned int capture_cr_val2; /* control value2 (for audigy) */
1541 unsigned int capture_bs_val; /* buffer size value */
1542 unsigned int capture_bufsize; /* buffer size in bytes */
1543 };
1544
1545 struct snd_emu10k1_pcm_mixer {
1546 /* mono, left, right x 8 sends (4 on emu10k1) */
1547 unsigned char send_routing[3][8];
1548 unsigned char send_volume[3][8];
1549 unsigned short attn[3];
1550 struct snd_emu10k1_pcm *epcm;
1551 };
1552
1553 #define snd_emu10k1_compose_send_routing(route) \
1554 ((route[0] | (route[1] << 4) | (route[2] << 8) | (route[3] << 12)) << 16)
1555
1556 #define snd_emu10k1_compose_audigy_fxrt1(route) \
1557 ((unsigned int)route[0] | ((unsigned int)route[1] << 8) | ((unsigned int)route[2] << 16) | ((unsigned int)route[3] << 24))
1558
1559 #define snd_emu10k1_compose_audigy_fxrt2(route) \
1560 ((unsigned int)route[4] | ((unsigned int)route[5] << 8) | ((unsigned int)route[6] << 16) | ((unsigned int)route[7] << 24))
1561
1562 struct snd_emu10k1_memblk {
1563 struct snd_util_memblk mem;
1564 /* private part */
1565 int first_page, last_page, pages, mapped_page;
1566 unsigned int map_locked;
1567 struct list_head mapped_link;
1568 struct list_head mapped_order_link;
1569 };
1570
1571 #define snd_emu10k1_memblk_offset(blk) (((blk)->mapped_page << PAGE_SHIFT) | ((blk)->mem.offset & (PAGE_SIZE - 1)))
1572
1573 #define EMU10K1_MAX_TRAM_BLOCKS_PER_CODE 16
1574
1575 struct snd_emu10k1_fx8010_ctl {
1576 struct list_head list; /* list link container */
1577 unsigned int vcount;
1578 unsigned int count; /* count of GPR (1..16) */
1579 unsigned short gpr[32]; /* GPR number(s) */
1580 unsigned int value[32];
1581 unsigned int min; /* minimum range */
1582 unsigned int max; /* maximum range */
1583 unsigned int translation; /* translation type (EMU10K1_GPR_TRANSLATION*) */
1584 struct snd_kcontrol *kcontrol;
1585 };
1586
1587 typedef void (snd_fx8010_irq_handler_t)(struct snd_emu10k1 *emu, void *private_data);
1588
1589 struct snd_emu10k1_fx8010_irq {
1590 struct snd_emu10k1_fx8010_irq *next;
1591 snd_fx8010_irq_handler_t *handler;
1592 unsigned short gpr_running;
1593 void *private_data;
1594 };
1595
1596 struct snd_emu10k1_fx8010_pcm {
1597 unsigned int valid: 1,
1598 opened: 1,
1599 active: 1;
1600 unsigned int channels; /* 16-bit channels count */
1601 unsigned int tram_start; /* initial ring buffer position in TRAM (in samples) */
1602 unsigned int buffer_size; /* count of buffered samples */
1603 unsigned short gpr_size; /* GPR containing size of ring buffer in samples (host) */
1604 unsigned short gpr_ptr; /* GPR containing current pointer in the ring buffer (host = reset, FX8010) */
1605 unsigned short gpr_count; /* GPR containing count of samples between two interrupts (host) */
1606 unsigned short gpr_tmpcount; /* GPR containing current count of samples to interrupt (host = set, FX8010) */
1607 unsigned short gpr_trigger; /* GPR containing trigger (activate) information (host) */
1608 unsigned short gpr_running; /* GPR containing info if PCM is running (FX8010) */
1609 unsigned char etram[32]; /* external TRAM address & data */
1610 struct snd_pcm_indirect pcm_rec;
1611 unsigned int tram_pos;
1612 unsigned int tram_shift;
1613 struct snd_emu10k1_fx8010_irq irq;
1614 };
1615
1616 struct snd_emu10k1_fx8010 {
1617 unsigned short fxbus_mask; /* used FX buses (bitmask) */
1618 unsigned short extin_mask; /* used external inputs (bitmask) */
1619 unsigned short extout_mask; /* used external outputs (bitmask) */
1620 unsigned short pad1;
1621 unsigned int itram_size; /* internal TRAM size in samples */
1622 struct snd_dma_buffer etram_pages; /* external TRAM pages and size */
1623 unsigned int dbg; /* FX debugger register */
1624 unsigned char name[128];
1625 int gpr_size; /* size of allocated GPR controls */
1626 int gpr_count; /* count of used kcontrols */
1627 struct list_head gpr_ctl; /* GPR controls */
1628 struct mutex lock;
1629 struct snd_emu10k1_fx8010_pcm pcm[8];
1630 spinlock_t irq_lock;
1631 struct snd_emu10k1_fx8010_irq *irq_handlers;
1632 };
1633
1634 struct snd_emu10k1_midi {
1635 struct snd_emu10k1 *emu;
1636 struct snd_rawmidi *rmidi;
1637 struct snd_rawmidi_substream *substream_input;
1638 struct snd_rawmidi_substream *substream_output;
1639 unsigned int midi_mode;
1640 spinlock_t input_lock;
1641 spinlock_t output_lock;
1642 spinlock_t open_lock;
1643 int tx_enable, rx_enable;
1644 int port;
1645 int ipr_tx, ipr_rx;
1646 void (*interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1647 };
1648
1649 enum {
1650 EMU_MODEL_SB,
1651 EMU_MODEL_EMU1010,
1652 EMU_MODEL_EMU1010B,
1653 EMU_MODEL_EMU1616,
1654 EMU_MODEL_EMU0404,
1655 };
1656
1657 struct snd_emu_chip_details {
1658 u32 vendor;
1659 u32 device;
1660 u32 subsystem;
1661 unsigned char revision;
1662 unsigned char emu10k1_chip; /* Original SB Live. Not SB Live 24bit. */
1663 unsigned char emu10k2_chip; /* Audigy 1 or Audigy 2. */
1664 unsigned char ca0102_chip; /* Audigy 1 or Audigy 2. Not SB Audigy 2 Value. */
1665 unsigned char ca0108_chip; /* Audigy 2 Value */
1666 unsigned char ca_cardbus_chip; /* Audigy 2 ZS Notebook */
1667 unsigned char ca0151_chip; /* P16V */
1668 unsigned char spk71; /* Has 7.1 speakers */
1669 unsigned char sblive51; /* SBLive! 5.1 - extout 0x11 -> center, 0x12 -> lfe */
1670 unsigned char spdif_bug; /* Has Spdif phasing bug */
1671 unsigned char ac97_chip; /* Has an AC97 chip: 1 = mandatory, 2 = optional */
1672 unsigned char ecard; /* APS EEPROM */
1673 unsigned char emu_model; /* EMU model type */
1674 unsigned char spi_dac; /* SPI interface for DAC */
1675 unsigned char i2c_adc; /* I2C interface for ADC */
1676 unsigned char adc_1361t; /* Use Philips 1361T ADC */
1677 unsigned char invert_shared_spdif; /* analog/digital switch inverted */
1678 const char *driver;
1679 const char *name;
1680 const char *id; /* for backward compatibility - can be NULL if not needed */
1681 };
1682
1683 struct snd_emu1010 {
1684 unsigned int output_source[64];
1685 unsigned int input_source[64];
1686 unsigned int adc_pads; /* bit mask */
1687 unsigned int dac_pads; /* bit mask */
1688 unsigned int internal_clock; /* 44100 or 48000 */
1689 unsigned int optical_in; /* 0:SPDIF, 1:ADAT */
1690 unsigned int optical_out; /* 0:SPDIF, 1:ADAT */
1691 struct delayed_work firmware_work;
1692 u32 last_reg;
1693 };
1694
1695 struct snd_emu10k1 {
1696 int irq;
1697
1698 unsigned long port; /* I/O port number */
1699 unsigned int tos_link: 1, /* tos link detected */
1700 rear_ac97: 1, /* rear channels are on AC'97 */
1701 enable_ir: 1;
1702 unsigned int support_tlv :1;
1703 /* Contains profile of card capabilities */
1704 const struct snd_emu_chip_details *card_capabilities;
1705 unsigned int audigy; /* is Audigy? */
1706 unsigned int revision; /* chip revision */
1707 unsigned int serial; /* serial number */
1708 unsigned short model; /* subsystem id */
1709 unsigned int card_type; /* EMU10K1_CARD_* */
1710 unsigned int ecard_ctrl; /* ecard control bits */
1711 unsigned int address_mode; /* address mode */
1712 unsigned long dma_mask; /* PCI DMA mask */
1713 bool iommu_workaround; /* IOMMU workaround needed */
1714 unsigned int delay_pcm_irq; /* in samples */
1715 int max_cache_pages; /* max memory size / PAGE_SIZE */
1716 struct snd_dma_buffer silent_page; /* silent page */
1717 struct snd_dma_buffer ptb_pages; /* page table pages */
1718 struct snd_dma_device p16v_dma_dev;
1719 struct snd_dma_buffer p16v_buffer;
1720
1721 struct snd_util_memhdr *memhdr; /* page allocation list */
1722
1723 struct list_head mapped_link_head;
1724 struct list_head mapped_order_link_head;
1725 void **page_ptr_table;
1726 unsigned long *page_addr_table;
1727 spinlock_t memblk_lock;
1728
1729 unsigned int spdif_bits[3]; /* s/pdif out setup */
1730 unsigned int i2c_capture_source;
1731 u8 i2c_capture_volume[4][2];
1732
1733 struct snd_emu10k1_fx8010 fx8010; /* FX8010 info */
1734 int gpr_base;
1735
1736 struct snd_ac97 *ac97;
1737
1738 struct pci_dev *pci;
1739 struct snd_card *card;
1740 struct snd_pcm *pcm;
1741 struct snd_pcm *pcm_mic;
1742 struct snd_pcm *pcm_efx;
1743 struct snd_pcm *pcm_multi;
1744 struct snd_pcm *pcm_p16v;
1745
1746 spinlock_t synth_lock;
1747 void *synth;
1748 int (*get_synth_voice)(struct snd_emu10k1 *emu);
1749
1750 spinlock_t reg_lock;
1751 spinlock_t emu_lock;
1752 spinlock_t voice_lock;
1753 spinlock_t spi_lock; /* serialises access to spi port */
1754 spinlock_t i2c_lock; /* serialises access to i2c port */
1755
1756 struct snd_emu10k1_voice voices[NUM_G];
1757 struct snd_emu10k1_voice p16v_voices[4];
1758 struct snd_emu10k1_voice p16v_capture_voice;
1759 int p16v_device_offset;
1760 u32 p16v_capture_source;
1761 u32 p16v_capture_channel;
1762 struct snd_emu1010 emu1010;
1763 struct snd_emu10k1_pcm_mixer pcm_mixer[32];
1764 struct snd_emu10k1_pcm_mixer efx_pcm_mixer[NUM_EFX_PLAYBACK];
1765 struct snd_kcontrol *ctl_send_routing;
1766 struct snd_kcontrol *ctl_send_volume;
1767 struct snd_kcontrol *ctl_attn;
1768 struct snd_kcontrol *ctl_efx_send_routing;
1769 struct snd_kcontrol *ctl_efx_send_volume;
1770 struct snd_kcontrol *ctl_efx_attn;
1771
1772 void (*hwvol_interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1773 void (*capture_interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1774 void (*capture_mic_interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1775 void (*capture_efx_interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1776 void (*spdif_interrupt)(struct snd_emu10k1 *emu, unsigned int status);
1777 void (*dsp_interrupt)(struct snd_emu10k1 *emu);
1778
1779 struct snd_pcm_substream *pcm_capture_substream;
1780 struct snd_pcm_substream *pcm_capture_mic_substream;
1781 struct snd_pcm_substream *pcm_capture_efx_substream;
1782 struct snd_pcm_substream *pcm_playback_efx_substream;
1783
1784 struct snd_timer *timer;
1785
1786 struct snd_emu10k1_midi midi;
1787 struct snd_emu10k1_midi midi2; /* for audigy */
1788
1789 unsigned int efx_voices_mask[2];
1790 unsigned int next_free_voice;
1791
1792 const struct firmware *firmware;
1793 const struct firmware *dock_fw;
1794
1795 #ifdef CONFIG_PM_SLEEP
1796 unsigned int *saved_ptr;
1797 unsigned int *saved_gpr;
1798 unsigned int *tram_val_saved;
1799 unsigned int *tram_addr_saved;
1800 unsigned int *saved_icode;
1801 unsigned int *p16v_saved;
1802 unsigned int saved_a_iocfg, saved_hcfg;
1803 bool suspend;
1804 #endif
1805
1806 };
1807
1808 int snd_emu10k1_create(struct snd_card *card,
1809 struct pci_dev *pci,
1810 unsigned short extin_mask,
1811 unsigned short extout_mask,
1812 long max_cache_bytes,
1813 int enable_ir,
1814 uint subsystem,
1815 struct snd_emu10k1 ** remu);
1816
1817 int snd_emu10k1_pcm(struct snd_emu10k1 *emu, int device);
1818 int snd_emu10k1_pcm_mic(struct snd_emu10k1 *emu, int device);
1819 int snd_emu10k1_pcm_efx(struct snd_emu10k1 *emu, int device);
1820 int snd_p16v_pcm(struct snd_emu10k1 *emu, int device);
1821 int snd_p16v_free(struct snd_emu10k1 * emu);
1822 int snd_p16v_mixer(struct snd_emu10k1 * emu);
1823 int snd_emu10k1_pcm_multi(struct snd_emu10k1 *emu, int device);
1824 int snd_emu10k1_fx8010_pcm(struct snd_emu10k1 *emu, int device);
1825 int snd_emu10k1_mixer(struct snd_emu10k1 * emu, int pcm_device, int multi_device);
1826 int snd_emu10k1_timer(struct snd_emu10k1 * emu, int device);
1827 int snd_emu10k1_fx8010_new(struct snd_emu10k1 *emu, int device);
1828
1829 irqreturn_t snd_emu10k1_interrupt(int irq, void *dev_id);
1830
1831 void snd_emu10k1_voice_init(struct snd_emu10k1 * emu, int voice);
1832 int snd_emu10k1_init_efx(struct snd_emu10k1 *emu);
1833 void snd_emu10k1_free_efx(struct snd_emu10k1 *emu);
1834 int snd_emu10k1_fx8010_tram_setup(struct snd_emu10k1 *emu, u32 size);
1835 int snd_emu10k1_done(struct snd_emu10k1 * emu);
1836
1837 /* I/O functions */
1838 unsigned int snd_emu10k1_ptr_read(struct snd_emu10k1 * emu, unsigned int reg, unsigned int chn);
1839 void snd_emu10k1_ptr_write(struct snd_emu10k1 *emu, unsigned int reg, unsigned int chn, unsigned int data);
1840 unsigned int snd_emu10k1_ptr20_read(struct snd_emu10k1 * emu, unsigned int reg, unsigned int chn);
1841 void snd_emu10k1_ptr20_write(struct snd_emu10k1 *emu, unsigned int reg, unsigned int chn, unsigned int data);
1842 int snd_emu10k1_spi_write(struct snd_emu10k1 * emu, unsigned int data);
1843 int snd_emu10k1_i2c_write(struct snd_emu10k1 *emu, u32 reg, u32 value);
1844 int snd_emu1010_fpga_write(struct snd_emu10k1 * emu, u32 reg, u32 value);
1845 int snd_emu1010_fpga_read(struct snd_emu10k1 * emu, u32 reg, u32 *value);
1846 int snd_emu1010_fpga_link_dst_src_write(struct snd_emu10k1 * emu, u32 dst, u32 src);
1847 unsigned int snd_emu10k1_efx_read(struct snd_emu10k1 *emu, unsigned int pc);
1848 void snd_emu10k1_intr_enable(struct snd_emu10k1 *emu, unsigned int intrenb);
1849 void snd_emu10k1_intr_disable(struct snd_emu10k1 *emu, unsigned int intrenb);
1850 void snd_emu10k1_voice_intr_enable(struct snd_emu10k1 *emu, unsigned int voicenum);
1851 void snd_emu10k1_voice_intr_disable(struct snd_emu10k1 *emu, unsigned int voicenum);
1852 void snd_emu10k1_voice_intr_ack(struct snd_emu10k1 *emu, unsigned int voicenum);
1853 void snd_emu10k1_voice_half_loop_intr_enable(struct snd_emu10k1 *emu, unsigned int voicenum);
1854 void snd_emu10k1_voice_half_loop_intr_disable(struct snd_emu10k1 *emu, unsigned int voicenum);
1855 void snd_emu10k1_voice_half_loop_intr_ack(struct snd_emu10k1 *emu, unsigned int voicenum);
1856 void snd_emu10k1_voice_set_loop_stop(struct snd_emu10k1 *emu, unsigned int voicenum);
1857 void snd_emu10k1_voice_clear_loop_stop(struct snd_emu10k1 *emu, unsigned int voicenum);
1858 void snd_emu10k1_wait(struct snd_emu10k1 *emu, unsigned int wait);
1859 static inline unsigned int snd_emu10k1_wc(struct snd_emu10k1 *emu) { return (inl(emu->port + WC) >> 6) & 0xfffff; }
1860 unsigned short snd_emu10k1_ac97_read(struct snd_ac97 *ac97, unsigned short reg);
1861 void snd_emu10k1_ac97_write(struct snd_ac97 *ac97, unsigned short reg, unsigned short data);
1862 unsigned int snd_emu10k1_rate_to_pitch(unsigned int rate);
1863
1864 #ifdef CONFIG_PM_SLEEP
1865 void snd_emu10k1_suspend_regs(struct snd_emu10k1 *emu);
1866 void snd_emu10k1_resume_init(struct snd_emu10k1 *emu);
1867 void snd_emu10k1_resume_regs(struct snd_emu10k1 *emu);
1868 int snd_emu10k1_efx_alloc_pm_buffer(struct snd_emu10k1 *emu);
1869 void snd_emu10k1_efx_free_pm_buffer(struct snd_emu10k1 *emu);
1870 void snd_emu10k1_efx_suspend(struct snd_emu10k1 *emu);
1871 void snd_emu10k1_efx_resume(struct snd_emu10k1 *emu);
1872 int snd_p16v_alloc_pm_buffer(struct snd_emu10k1 *emu);
1873 void snd_p16v_free_pm_buffer(struct snd_emu10k1 *emu);
1874 void snd_p16v_suspend(struct snd_emu10k1 *emu);
1875 void snd_p16v_resume(struct snd_emu10k1 *emu);
1876 #endif
1877
1878 /* memory allocation */
1879 struct snd_util_memblk *snd_emu10k1_alloc_pages(struct snd_emu10k1 *emu, struct snd_pcm_substream *substream);
1880 int snd_emu10k1_free_pages(struct snd_emu10k1 *emu, struct snd_util_memblk *blk);
1881 int snd_emu10k1_alloc_pages_maybe_wider(struct snd_emu10k1 *emu, size_t size,
1882 struct snd_dma_buffer *dmab);
1883 struct snd_util_memblk *snd_emu10k1_synth_alloc(struct snd_emu10k1 *emu, unsigned int size);
1884 int snd_emu10k1_synth_free(struct snd_emu10k1 *emu, struct snd_util_memblk *blk);
1885 int snd_emu10k1_synth_bzero(struct snd_emu10k1 *emu, struct snd_util_memblk *blk, int offset, int size);
1886 int snd_emu10k1_synth_copy_from_user(struct snd_emu10k1 *emu, struct snd_util_memblk *blk, int offset, const char __user *data, int size);
1887 int snd_emu10k1_memblk_map(struct snd_emu10k1 *emu, struct snd_emu10k1_memblk *blk);
1888
1889 /* voice allocation */
1890 int snd_emu10k1_voice_alloc(struct snd_emu10k1 *emu, int type, int pair, struct snd_emu10k1_voice **rvoice);
1891 int snd_emu10k1_voice_free(struct snd_emu10k1 *emu, struct snd_emu10k1_voice *pvoice);
1892
1893 /* MIDI uart */
1894 int snd_emu10k1_midi(struct snd_emu10k1 * emu);
1895 int snd_emu10k1_audigy_midi(struct snd_emu10k1 * emu);
1896
1897 /* proc interface */
1898 int snd_emu10k1_proc_init(struct snd_emu10k1 * emu);
1899
1900 /* fx8010 irq handler */
1901 int snd_emu10k1_fx8010_register_irq_handler(struct snd_emu10k1 *emu,
1902 snd_fx8010_irq_handler_t *handler,
1903 unsigned char gpr_running,
1904 void *private_data,
1905 struct snd_emu10k1_fx8010_irq *irq);
1906 int snd_emu10k1_fx8010_unregister_irq_handler(struct snd_emu10k1 *emu,
1907 struct snd_emu10k1_fx8010_irq *irq);
1908
1909 #endif /* __SOUND_EMU10K1_H */
Linux with added FPC-III support