?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ARM: mm: Recreate kernel mappings in early_paging_init()
[linux/fpc-iii.git] / drivers / net / wireless / iwlegacy / 4965-mac.c
blob5ab50a5b48b1511708bd67783ccb7518a9a81eb1
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
30 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
31
32 #include <linux/kernel.h>
33 #include <linux/module.h>
34 #include <linux/init.h>
35 #include <linux/pci.h>
36 #include <linux/pci-aspm.h>
37 #include <linux/slab.h>
38 #include <linux/dma-mapping.h>
39 #include <linux/delay.h>
40 #include <linux/sched.h>
41 #include <linux/skbuff.h>
42 #include <linux/netdevice.h>
43 #include <linux/firmware.h>
44 #include <linux/etherdevice.h>
45 #include <linux/if_arp.h>
46
47 #include <net/mac80211.h>
48
49 #include <asm/div64.h>
50
51 #define DRV_NAME "iwl4965"
52
53 #include "common.h"
54 #include "4965.h"
55
56 /******************************************************************************
57 *
58 * module boiler plate
59 *
60 ******************************************************************************/
61
62 /*
63 * module name, copyright, version, etc.
64 */
65 #define DRV_DESCRIPTION "Intel(R) Wireless WiFi 4965 driver for Linux"
66
67 #ifdef CONFIG_IWLEGACY_DEBUG
68 #define VD "d"
69 #else
70 #define VD
71 #endif
72
73 #define DRV_VERSION IWLWIFI_VERSION VD
74
75 MODULE_DESCRIPTION(DRV_DESCRIPTION);
76 MODULE_VERSION(DRV_VERSION);
77 MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
78 MODULE_LICENSE("GPL");
79 MODULE_ALIAS("iwl4965");
80
81 void
82 il4965_check_abort_status(struct il_priv *il, u8 frame_count, u32 status)
83 {
84 if (frame_count == 1 && status == TX_STATUS_FAIL_RFKILL_FLUSH) {
85 IL_ERR("Tx flush command to flush out all frames\n");
86 if (!test_bit(S_EXIT_PENDING, &il->status))
87 queue_work(il->workqueue, &il->tx_flush);
88 }
89 }
90
91 /*
92 * EEPROM
93 */
94 struct il_mod_params il4965_mod_params = {
95 .amsdu_size_8K = 1,
96 .restart_fw = 1,
97 /* the rest are 0 by default */
98 };
99
100 void
101 il4965_rx_queue_reset(struct il_priv *il, struct il_rx_queue *rxq)
102 {
103 unsigned long flags;
104 int i;
105 spin_lock_irqsave(&rxq->lock, flags);
106 INIT_LIST_HEAD(&rxq->rx_free);
107 INIT_LIST_HEAD(&rxq->rx_used);
108 /* Fill the rx_used queue with _all_ of the Rx buffers */
109 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
110 /* In the reset function, these buffers may have been allocated
111 * to an SKB, so we need to unmap and free potential storage */
112 if (rxq->pool[i].page != NULL) {
113 pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
114 PAGE_SIZE << il->hw_params.rx_page_order,
115 PCI_DMA_FROMDEVICE);
116 __il_free_pages(il, rxq->pool[i].page);
117 rxq->pool[i].page = NULL;
118 }
119 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
120 }
121
122 for (i = 0; i < RX_QUEUE_SIZE; i++)
123 rxq->queue[i] = NULL;
124
125 /* Set us so that we have processed and used all buffers, but have
126 * not restocked the Rx queue with fresh buffers */
127 rxq->read = rxq->write = 0;
128 rxq->write_actual = 0;
129 rxq->free_count = 0;
130 spin_unlock_irqrestore(&rxq->lock, flags);
131 }
132
133 int
134 il4965_rx_init(struct il_priv *il, struct il_rx_queue *rxq)
135 {
136 u32 rb_size;
137 const u32 rfdnlog = RX_QUEUE_SIZE_LOG; /* 256 RBDs */
138 u32 rb_timeout = 0;
139
140 if (il->cfg->mod_params->amsdu_size_8K)
141 rb_size = FH49_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K;
142 else
143 rb_size = FH49_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K;
144
145 /* Stop Rx DMA */
146 il_wr(il, FH49_MEM_RCSR_CHNL0_CONFIG_REG, 0);
147
148 /* Reset driver's Rx queue write idx */
149 il_wr(il, FH49_RSCSR_CHNL0_RBDCB_WPTR_REG, 0);
150
151 /* Tell device where to find RBD circular buffer in DRAM */
152 il_wr(il, FH49_RSCSR_CHNL0_RBDCB_BASE_REG, (u32) (rxq->bd_dma >> 8));
153
154 /* Tell device where in DRAM to update its Rx status */
155 il_wr(il, FH49_RSCSR_CHNL0_STTS_WPTR_REG, rxq->rb_stts_dma >> 4);
156
157 /* Enable Rx DMA
158 * Direct rx interrupts to hosts
159 * Rx buffer size 4 or 8k
160 * RB timeout 0x10
161 * 256 RBDs
162 */
163 il_wr(il, FH49_MEM_RCSR_CHNL0_CONFIG_REG,
164 FH49_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL |
165 FH49_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL |
166 FH49_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK |
167 rb_size |
168 (rb_timeout << FH49_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS) |
169 (rfdnlog << FH49_RCSR_RX_CONFIG_RBDCB_SIZE_POS));
170
171 /* Set interrupt coalescing timer to default (2048 usecs) */
172 il_write8(il, CSR_INT_COALESCING, IL_HOST_INT_TIMEOUT_DEF);
173
174 return 0;
175 }
176
177 static void
178 il4965_set_pwr_vmain(struct il_priv *il)
179 {
180 /*
181 * (for documentation purposes)
182 * to set power to V_AUX, do:
183
184 if (pci_pme_capable(il->pci_dev, PCI_D3cold))
185 il_set_bits_mask_prph(il, APMG_PS_CTRL_REG,
186 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
187 ~APMG_PS_CTRL_MSK_PWR_SRC);
188 */
189
190 il_set_bits_mask_prph(il, APMG_PS_CTRL_REG,
191 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
192 ~APMG_PS_CTRL_MSK_PWR_SRC);
193 }
194
195 int
196 il4965_hw_nic_init(struct il_priv *il)
197 {
198 unsigned long flags;
199 struct il_rx_queue *rxq = &il->rxq;
200 int ret;
201
202 spin_lock_irqsave(&il->lock, flags);
203 il_apm_init(il);
204 /* Set interrupt coalescing calibration timer to default (512 usecs) */
205 il_write8(il, CSR_INT_COALESCING, IL_HOST_INT_CALIB_TIMEOUT_DEF);
206 spin_unlock_irqrestore(&il->lock, flags);
207
208 il4965_set_pwr_vmain(il);
209 il4965_nic_config(il);
210
211 /* Allocate the RX queue, or reset if it is already allocated */
212 if (!rxq->bd) {
213 ret = il_rx_queue_alloc(il);
214 if (ret) {
215 IL_ERR("Unable to initialize Rx queue\n");
216 return -ENOMEM;
217 }
218 } else
219 il4965_rx_queue_reset(il, rxq);
220
221 il4965_rx_replenish(il);
222
223 il4965_rx_init(il, rxq);
224
225 spin_lock_irqsave(&il->lock, flags);
226
227 rxq->need_update = 1;
228 il_rx_queue_update_write_ptr(il, rxq);
229
230 spin_unlock_irqrestore(&il->lock, flags);
231
232 /* Allocate or reset and init all Tx and Command queues */
233 if (!il->txq) {
234 ret = il4965_txq_ctx_alloc(il);
235 if (ret)
236 return ret;
237 } else
238 il4965_txq_ctx_reset(il);
239
240 set_bit(S_INIT, &il->status);
241
242 return 0;
243 }
244
245 /**
246 * il4965_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
247 */
248 static inline __le32
249 il4965_dma_addr2rbd_ptr(struct il_priv *il, dma_addr_t dma_addr)
250 {
251 return cpu_to_le32((u32) (dma_addr >> 8));
252 }
253
254 /**
255 * il4965_rx_queue_restock - refill RX queue from pre-allocated pool
256 *
257 * If there are slots in the RX queue that need to be restocked,
258 * and we have free pre-allocated buffers, fill the ranks as much
259 * as we can, pulling from rx_free.
260 *
261 * This moves the 'write' idx forward to catch up with 'processed', and
262 * also updates the memory address in the firmware to reference the new
263 * target buffer.
264 */
265 void
266 il4965_rx_queue_restock(struct il_priv *il)
267 {
268 struct il_rx_queue *rxq = &il->rxq;
269 struct list_head *element;
270 struct il_rx_buf *rxb;
271 unsigned long flags;
272
273 spin_lock_irqsave(&rxq->lock, flags);
274 while (il_rx_queue_space(rxq) > 0 && rxq->free_count) {
275 /* The overwritten rxb must be a used one */
276 rxb = rxq->queue[rxq->write];
277 BUG_ON(rxb && rxb->page);
278
279 /* Get next free Rx buffer, remove from free list */
280 element = rxq->rx_free.next;
281 rxb = list_entry(element, struct il_rx_buf, list);
282 list_del(element);
283
284 /* Point to Rx buffer via next RBD in circular buffer */
285 rxq->bd[rxq->write] =
286 il4965_dma_addr2rbd_ptr(il, rxb->page_dma);
287 rxq->queue[rxq->write] = rxb;
288 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
289 rxq->free_count--;
290 }
291 spin_unlock_irqrestore(&rxq->lock, flags);
292 /* If the pre-allocated buffer pool is dropping low, schedule to
293 * refill it */
294 if (rxq->free_count <= RX_LOW_WATERMARK)
295 queue_work(il->workqueue, &il->rx_replenish);
296
297 /* If we've added more space for the firmware to place data, tell it.
298 * Increment device's write pointer in multiples of 8. */
299 if (rxq->write_actual != (rxq->write & ~0x7)) {
300 spin_lock_irqsave(&rxq->lock, flags);
301 rxq->need_update = 1;
302 spin_unlock_irqrestore(&rxq->lock, flags);
303 il_rx_queue_update_write_ptr(il, rxq);
304 }
305 }
306
307 /**
308 * il4965_rx_replenish - Move all used packet from rx_used to rx_free
309 *
310 * When moving to rx_free an SKB is allocated for the slot.
311 *
312 * Also restock the Rx queue via il_rx_queue_restock.
313 * This is called as a scheduled work item (except for during initialization)
314 */
315 static void
316 il4965_rx_allocate(struct il_priv *il, gfp_t priority)
317 {
318 struct il_rx_queue *rxq = &il->rxq;
319 struct list_head *element;
320 struct il_rx_buf *rxb;
321 struct page *page;
322 dma_addr_t page_dma;
323 unsigned long flags;
324 gfp_t gfp_mask = priority;
325
326 while (1) {
327 spin_lock_irqsave(&rxq->lock, flags);
328 if (list_empty(&rxq->rx_used)) {
329 spin_unlock_irqrestore(&rxq->lock, flags);
330 return;
331 }
332 spin_unlock_irqrestore(&rxq->lock, flags);
333
334 if (rxq->free_count > RX_LOW_WATERMARK)
335 gfp_mask |= __GFP_NOWARN;
336
337 if (il->hw_params.rx_page_order > 0)
338 gfp_mask |= __GFP_COMP;
339
340 /* Alloc a new receive buffer */
341 page = alloc_pages(gfp_mask, il->hw_params.rx_page_order);
342 if (!page) {
343 if (net_ratelimit())
344 D_INFO("alloc_pages failed, " "order: %d\n",
345 il->hw_params.rx_page_order);
346
347 if (rxq->free_count <= RX_LOW_WATERMARK &&
348 net_ratelimit())
349 IL_ERR("Failed to alloc_pages with %s. "
350 "Only %u free buffers remaining.\n",
351 priority ==
352 GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
353 rxq->free_count);
354 /* We don't reschedule replenish work here -- we will
355 * call the restock method and if it still needs
356 * more buffers it will schedule replenish */
357 return;
358 }
359
360 /* Get physical address of the RB */
361 page_dma =
362 pci_map_page(il->pci_dev, page, 0,
363 PAGE_SIZE << il->hw_params.rx_page_order,
364 PCI_DMA_FROMDEVICE);
365 if (unlikely(pci_dma_mapping_error(il->pci_dev, page_dma))) {
366 __free_pages(page, il->hw_params.rx_page_order);
367 break;
368 }
369
370 spin_lock_irqsave(&rxq->lock, flags);
371
372 if (list_empty(&rxq->rx_used)) {
373 spin_unlock_irqrestore(&rxq->lock, flags);
374 pci_unmap_page(il->pci_dev, page_dma,
375 PAGE_SIZE << il->hw_params.rx_page_order,
376 PCI_DMA_FROMDEVICE);
377 __free_pages(page, il->hw_params.rx_page_order);
378 return;
379 }
380
381 element = rxq->rx_used.next;
382 rxb = list_entry(element, struct il_rx_buf, list);
383 list_del(element);
384
385 BUG_ON(rxb->page);
386
387 rxb->page = page;
388 rxb->page_dma = page_dma;
389 list_add_tail(&rxb->list, &rxq->rx_free);
390 rxq->free_count++;
391 il->alloc_rxb_page++;
392
393 spin_unlock_irqrestore(&rxq->lock, flags);
394 }
395 }
396
397 void
398 il4965_rx_replenish(struct il_priv *il)
399 {
400 unsigned long flags;
401
402 il4965_rx_allocate(il, GFP_KERNEL);
403
404 spin_lock_irqsave(&il->lock, flags);
405 il4965_rx_queue_restock(il);
406 spin_unlock_irqrestore(&il->lock, flags);
407 }
408
409 void
410 il4965_rx_replenish_now(struct il_priv *il)
411 {
412 il4965_rx_allocate(il, GFP_ATOMIC);
413
414 il4965_rx_queue_restock(il);
415 }
416
417 /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
418 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
419 * This free routine walks the list of POOL entries and if SKB is set to
420 * non NULL it is unmapped and freed
421 */
422 void
423 il4965_rx_queue_free(struct il_priv *il, struct il_rx_queue *rxq)
424 {
425 int i;
426 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
427 if (rxq->pool[i].page != NULL) {
428 pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
429 PAGE_SIZE << il->hw_params.rx_page_order,
430 PCI_DMA_FROMDEVICE);
431 __il_free_pages(il, rxq->pool[i].page);
432 rxq->pool[i].page = NULL;
433 }
434 }
435
436 dma_free_coherent(&il->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
437 rxq->bd_dma);
438 dma_free_coherent(&il->pci_dev->dev, sizeof(struct il_rb_status),
439 rxq->rb_stts, rxq->rb_stts_dma);
440 rxq->bd = NULL;
441 rxq->rb_stts = NULL;
442 }
443
444 int
445 il4965_rxq_stop(struct il_priv *il)
446 {
447 int ret;
448
449 _il_wr(il, FH49_MEM_RCSR_CHNL0_CONFIG_REG, 0);
450 ret = _il_poll_bit(il, FH49_MEM_RSSR_RX_STATUS_REG,
451 FH49_RSSR_CHNL0_RX_STATUS_CHNL_IDLE,
452 FH49_RSSR_CHNL0_RX_STATUS_CHNL_IDLE,
453 1000);
454 if (ret < 0)
455 IL_ERR("Can't stop Rx DMA.\n");
456
457 return 0;
458 }
459
460 int
461 il4965_hwrate_to_mac80211_idx(u32 rate_n_flags, enum ieee80211_band band)
462 {
463 int idx = 0;
464 int band_offset = 0;
465
466 /* HT rate format: mac80211 wants an MCS number, which is just LSB */
467 if (rate_n_flags & RATE_MCS_HT_MSK) {
468 idx = (rate_n_flags & 0xff);
469 return idx;
470 /* Legacy rate format, search for match in table */
471 } else {
472 if (band == IEEE80211_BAND_5GHZ)
473 band_offset = IL_FIRST_OFDM_RATE;
474 for (idx = band_offset; idx < RATE_COUNT_LEGACY; idx++)
475 if (il_rates[idx].plcp == (rate_n_flags & 0xFF))
476 return idx - band_offset;
477 }
478
479 return -1;
480 }
481
482 static int
483 il4965_calc_rssi(struct il_priv *il, struct il_rx_phy_res *rx_resp)
484 {
485 /* data from PHY/DSP regarding signal strength, etc.,
486 * contents are always there, not configurable by host. */
487 struct il4965_rx_non_cfg_phy *ncphy =
488 (struct il4965_rx_non_cfg_phy *)rx_resp->non_cfg_phy_buf;
489 u32 agc =
490 (le16_to_cpu(ncphy->agc_info) & IL49_AGC_DB_MASK) >>
491 IL49_AGC_DB_POS;
492
493 u32 valid_antennae =
494 (le16_to_cpu(rx_resp->phy_flags) & IL49_RX_PHY_FLAGS_ANTENNAE_MASK)
495 >> IL49_RX_PHY_FLAGS_ANTENNAE_OFFSET;
496 u8 max_rssi = 0;
497 u32 i;
498
499 /* Find max rssi among 3 possible receivers.
500 * These values are measured by the digital signal processor (DSP).
501 * They should stay fairly constant even as the signal strength varies,
502 * if the radio's automatic gain control (AGC) is working right.
503 * AGC value (see below) will provide the "interesting" info. */
504 for (i = 0; i < 3; i++)
505 if (valid_antennae & (1 << i))
506 max_rssi = max(ncphy->rssi_info[i << 1], max_rssi);
507
508 D_STATS("Rssi In A %d B %d C %d Max %d AGC dB %d\n",
509 ncphy->rssi_info[0], ncphy->rssi_info[2], ncphy->rssi_info[4],
510 max_rssi, agc);
511
512 /* dBm = max_rssi dB - agc dB - constant.
513 * Higher AGC (higher radio gain) means lower signal. */
514 return max_rssi - agc - IL4965_RSSI_OFFSET;
515 }
516
517 static u32
518 il4965_translate_rx_status(struct il_priv *il, u32 decrypt_in)
519 {
520 u32 decrypt_out = 0;
521
522 if ((decrypt_in & RX_RES_STATUS_STATION_FOUND) ==
523 RX_RES_STATUS_STATION_FOUND)
524 decrypt_out |=
525 (RX_RES_STATUS_STATION_FOUND |
526 RX_RES_STATUS_NO_STATION_INFO_MISMATCH);
527
528 decrypt_out |= (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK);
529
530 /* packet was not encrypted */
531 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
532 RX_RES_STATUS_SEC_TYPE_NONE)
533 return decrypt_out;
534
535 /* packet was encrypted with unknown alg */
536 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
537 RX_RES_STATUS_SEC_TYPE_ERR)
538 return decrypt_out;
539
540 /* decryption was not done in HW */
541 if ((decrypt_in & RX_MPDU_RES_STATUS_DEC_DONE_MSK) !=
542 RX_MPDU_RES_STATUS_DEC_DONE_MSK)
543 return decrypt_out;
544
545 switch (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) {
546
547 case RX_RES_STATUS_SEC_TYPE_CCMP:
548 /* alg is CCM: check MIC only */
549 if (!(decrypt_in & RX_MPDU_RES_STATUS_MIC_OK))
550 /* Bad MIC */
551 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
552 else
553 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
554
555 break;
556
557 case RX_RES_STATUS_SEC_TYPE_TKIP:
558 if (!(decrypt_in & RX_MPDU_RES_STATUS_TTAK_OK)) {
559 /* Bad TTAK */
560 decrypt_out |= RX_RES_STATUS_BAD_KEY_TTAK;
561 break;
562 }
563 /* fall through if TTAK OK */
564 default:
565 if (!(decrypt_in & RX_MPDU_RES_STATUS_ICV_OK))
566 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
567 else
568 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
569 break;
570 }
571
572 D_RX("decrypt_in:0x%x decrypt_out = 0x%x\n", decrypt_in, decrypt_out);
573
574 return decrypt_out;
575 }
576
577 #define SMALL_PACKET_SIZE 256
578
579 static void
580 il4965_pass_packet_to_mac80211(struct il_priv *il, struct ieee80211_hdr *hdr,
581 u32 len, u32 ampdu_status, struct il_rx_buf *rxb,
582 struct ieee80211_rx_status *stats)
583 {
584 struct sk_buff *skb;
585 __le16 fc = hdr->frame_control;
586
587 /* We only process data packets if the interface is open */
588 if (unlikely(!il->is_open)) {
589 D_DROP("Dropping packet while interface is not open.\n");
590 return;
591 }
592
593 if (unlikely(test_bit(IL_STOP_REASON_PASSIVE, &il->stop_reason))) {
594 il_wake_queues_by_reason(il, IL_STOP_REASON_PASSIVE);
595 D_INFO("Woke queues - frame received on passive channel\n");
596 }
597
598 /* In case of HW accelerated crypto and bad decryption, drop */
599 if (!il->cfg->mod_params->sw_crypto &&
600 il_set_decrypted_flag(il, hdr, ampdu_status, stats))
601 return;
602
603 skb = dev_alloc_skb(SMALL_PACKET_SIZE);
604 if (!skb) {
605 IL_ERR("dev_alloc_skb failed\n");
606 return;
607 }
608
609 if (len <= SMALL_PACKET_SIZE) {
610 memcpy(skb_put(skb, len), hdr, len);
611 } else {
612 skb_add_rx_frag(skb, 0, rxb->page, (void *)hdr - rxb_addr(rxb),
613 len, PAGE_SIZE << il->hw_params.rx_page_order);
614 il->alloc_rxb_page--;
615 rxb->page = NULL;
616 }
617
618 il_update_stats(il, false, fc, len);
619 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
620
621 ieee80211_rx(il->hw, skb);
622 }
623
624 /* Called for N_RX (legacy ABG frames), or
625 * N_RX_MPDU (HT high-throughput N frames). */
626 static void
627 il4965_hdl_rx(struct il_priv *il, struct il_rx_buf *rxb)
628 {
629 struct ieee80211_hdr *header;
630 struct ieee80211_rx_status rx_status = {};
631 struct il_rx_pkt *pkt = rxb_addr(rxb);
632 struct il_rx_phy_res *phy_res;
633 __le32 rx_pkt_status;
634 struct il_rx_mpdu_res_start *amsdu;
635 u32 len;
636 u32 ampdu_status;
637 u32 rate_n_flags;
638
639 /**
640 * N_RX and N_RX_MPDU are handled differently.
641 * N_RX: physical layer info is in this buffer
642 * N_RX_MPDU: physical layer info was sent in separate
643 * command and cached in il->last_phy_res
644 *
645 * Here we set up local variables depending on which command is
646 * received.
647 */
648 if (pkt->hdr.cmd == N_RX) {
649 phy_res = (struct il_rx_phy_res *)pkt->u.raw;
650 header =
651 (struct ieee80211_hdr *)(pkt->u.raw + sizeof(*phy_res) +
652 phy_res->cfg_phy_cnt);
653
654 len = le16_to_cpu(phy_res->byte_count);
655 rx_pkt_status =
656 *(__le32 *) (pkt->u.raw + sizeof(*phy_res) +
657 phy_res->cfg_phy_cnt + len);
658 ampdu_status = le32_to_cpu(rx_pkt_status);
659 } else {
660 if (!il->_4965.last_phy_res_valid) {
661 IL_ERR("MPDU frame without cached PHY data\n");
662 return;
663 }
664 phy_res = &il->_4965.last_phy_res;
665 amsdu = (struct il_rx_mpdu_res_start *)pkt->u.raw;
666 header = (struct ieee80211_hdr *)(pkt->u.raw + sizeof(*amsdu));
667 len = le16_to_cpu(amsdu->byte_count);
668 rx_pkt_status = *(__le32 *) (pkt->u.raw + sizeof(*amsdu) + len);
669 ampdu_status =
670 il4965_translate_rx_status(il, le32_to_cpu(rx_pkt_status));
671 }
672
673 if ((unlikely(phy_res->cfg_phy_cnt > 20))) {
674 D_DROP("dsp size out of range [0,20]: %d/n",
675 phy_res->cfg_phy_cnt);
676 return;
677 }
678
679 if (!(rx_pkt_status & RX_RES_STATUS_NO_CRC32_ERROR) ||
680 !(rx_pkt_status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
681 D_RX("Bad CRC or FIFO: 0x%08X.\n", le32_to_cpu(rx_pkt_status));
682 return;
683 }
684
685 /* This will be used in several places later */
686 rate_n_flags = le32_to_cpu(phy_res->rate_n_flags);
687
688 /* rx_status carries information about the packet to mac80211 */
689 rx_status.mactime = le64_to_cpu(phy_res->timestamp);
690 rx_status.band =
691 (phy_res->
692 phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ? IEEE80211_BAND_2GHZ :
693 IEEE80211_BAND_5GHZ;
694 rx_status.freq =
695 ieee80211_channel_to_frequency(le16_to_cpu(phy_res->channel),
696 rx_status.band);
697 rx_status.rate_idx =
698 il4965_hwrate_to_mac80211_idx(rate_n_flags, rx_status.band);
699 rx_status.flag = 0;
700
701 /* TSF isn't reliable. In order to allow smooth user experience,
702 * this W/A doesn't propagate it to the mac80211 */
703 /*rx_status.flag |= RX_FLAG_MACTIME_START; */
704
705 il->ucode_beacon_time = le32_to_cpu(phy_res->beacon_time_stamp);
706
707 /* Find max signal strength (dBm) among 3 antenna/receiver chains */
708 rx_status.signal = il4965_calc_rssi(il, phy_res);
709
710 D_STATS("Rssi %d, TSF %llu\n", rx_status.signal,
711 (unsigned long long)rx_status.mactime);
712
713 /*
714 * "antenna number"
715 *
716 * It seems that the antenna field in the phy flags value
717 * is actually a bit field. This is undefined by radiotap,
718 * it wants an actual antenna number but I always get "7"
719 * for most legacy frames I receive indicating that the
720 * same frame was received on all three RX chains.
721 *
722 * I think this field should be removed in favor of a
723 * new 802.11n radiotap field "RX chains" that is defined
724 * as a bitmask.
725 */
726 rx_status.antenna =
727 (le16_to_cpu(phy_res->phy_flags) & RX_RES_PHY_FLAGS_ANTENNA_MSK) >>
728 RX_RES_PHY_FLAGS_ANTENNA_POS;
729
730 /* set the preamble flag if appropriate */
731 if (phy_res->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
732 rx_status.flag |= RX_FLAG_SHORTPRE;
733
734 /* Set up the HT phy flags */
735 if (rate_n_flags & RATE_MCS_HT_MSK)
736 rx_status.flag |= RX_FLAG_HT;
737 if (rate_n_flags & RATE_MCS_HT40_MSK)
738 rx_status.flag |= RX_FLAG_40MHZ;
739 if (rate_n_flags & RATE_MCS_SGI_MSK)
740 rx_status.flag |= RX_FLAG_SHORT_GI;
741
742 if (phy_res->phy_flags & RX_RES_PHY_FLAGS_AGG_MSK) {
743 /* We know which subframes of an A-MPDU belong
744 * together since we get a single PHY response
745 * from the firmware for all of them.
746 */
747
748 rx_status.flag |= RX_FLAG_AMPDU_DETAILS;
749 rx_status.ampdu_reference = il->_4965.ampdu_ref;
750 }
751
752 il4965_pass_packet_to_mac80211(il, header, len, ampdu_status, rxb,
753 &rx_status);
754 }
755
756 /* Cache phy data (Rx signal strength, etc) for HT frame (N_RX_PHY).
757 * This will be used later in il_hdl_rx() for N_RX_MPDU. */
758 static void
759 il4965_hdl_rx_phy(struct il_priv *il, struct il_rx_buf *rxb)
760 {
761 struct il_rx_pkt *pkt = rxb_addr(rxb);
762 il->_4965.last_phy_res_valid = true;
763 il->_4965.ampdu_ref++;
764 memcpy(&il->_4965.last_phy_res, pkt->u.raw,
765 sizeof(struct il_rx_phy_res));
766 }
767
768 static int
769 il4965_get_channels_for_scan(struct il_priv *il, struct ieee80211_vif *vif,
770 enum ieee80211_band band, u8 is_active,
771 u8 n_probes, struct il_scan_channel *scan_ch)
772 {
773 struct ieee80211_channel *chan;
774 const struct ieee80211_supported_band *sband;
775 const struct il_channel_info *ch_info;
776 u16 passive_dwell = 0;
777 u16 active_dwell = 0;
778 int added, i;
779 u16 channel;
780
781 sband = il_get_hw_mode(il, band);
782 if (!sband)
783 return 0;
784
785 active_dwell = il_get_active_dwell_time(il, band, n_probes);
786 passive_dwell = il_get_passive_dwell_time(il, band, vif);
787
788 if (passive_dwell <= active_dwell)
789 passive_dwell = active_dwell + 1;
790
791 for (i = 0, added = 0; i < il->scan_request->n_channels; i++) {
792 chan = il->scan_request->channels[i];
793
794 if (chan->band != band)
795 continue;
796
797 channel = chan->hw_value;
798 scan_ch->channel = cpu_to_le16(channel);
799
800 ch_info = il_get_channel_info(il, band, channel);
801 if (!il_is_channel_valid(ch_info)) {
802 D_SCAN("Channel %d is INVALID for this band.\n",
803 channel);
804 continue;
805 }
806
807 if (!is_active || il_is_channel_passive(ch_info) ||
808 (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN))
809 scan_ch->type = SCAN_CHANNEL_TYPE_PASSIVE;
810 else
811 scan_ch->type = SCAN_CHANNEL_TYPE_ACTIVE;
812
813 if (n_probes)
814 scan_ch->type |= IL_SCAN_PROBE_MASK(n_probes);
815
816 scan_ch->active_dwell = cpu_to_le16(active_dwell);
817 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
818
819 /* Set txpower levels to defaults */
820 scan_ch->dsp_atten = 110;
821
822 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
823 * power level:
824 * scan_ch->tx_gain = ((1 << 5) | (2 << 3)) | 3;
825 */
826 if (band == IEEE80211_BAND_5GHZ)
827 scan_ch->tx_gain = ((1 << 5) | (3 << 3)) | 3;
828 else
829 scan_ch->tx_gain = ((1 << 5) | (5 << 3));
830
831 D_SCAN("Scanning ch=%d prob=0x%X [%s %d]\n", channel,
832 le32_to_cpu(scan_ch->type),
833 (scan_ch->
834 type & SCAN_CHANNEL_TYPE_ACTIVE) ? "ACTIVE" : "PASSIVE",
835 (scan_ch->
836 type & SCAN_CHANNEL_TYPE_ACTIVE) ? active_dwell :
837 passive_dwell);
838
839 scan_ch++;
840 added++;
841 }
842
843 D_SCAN("total channels to scan %d\n", added);
844 return added;
845 }
846
847 static void
848 il4965_toggle_tx_ant(struct il_priv *il, u8 *ant, u8 valid)
849 {
850 int i;
851 u8 ind = *ant;
852
853 for (i = 0; i < RATE_ANT_NUM - 1; i++) {
854 ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
855 if (valid & BIT(ind)) {
856 *ant = ind;
857 return;
858 }
859 }
860 }
861
862 int
863 il4965_request_scan(struct il_priv *il, struct ieee80211_vif *vif)
864 {
865 struct il_host_cmd cmd = {
866 .id = C_SCAN,
867 .len = sizeof(struct il_scan_cmd),
868 .flags = CMD_SIZE_HUGE,
869 };
870 struct il_scan_cmd *scan;
871 u32 rate_flags = 0;
872 u16 cmd_len;
873 u16 rx_chain = 0;
874 enum ieee80211_band band;
875 u8 n_probes = 0;
876 u8 rx_ant = il->hw_params.valid_rx_ant;
877 u8 rate;
878 bool is_active = false;
879 int chan_mod;
880 u8 active_chains;
881 u8 scan_tx_antennas = il->hw_params.valid_tx_ant;
882 int ret;
883
884 lockdep_assert_held(&il->mutex);
885
886 if (!il->scan_cmd) {
887 il->scan_cmd =
888 kmalloc(sizeof(struct il_scan_cmd) + IL_MAX_SCAN_SIZE,
889 GFP_KERNEL);
890 if (!il->scan_cmd) {
891 D_SCAN("fail to allocate memory for scan\n");
892 return -ENOMEM;
893 }
894 }
895 scan = il->scan_cmd;
896 memset(scan, 0, sizeof(struct il_scan_cmd) + IL_MAX_SCAN_SIZE);
897
898 scan->quiet_plcp_th = IL_PLCP_QUIET_THRESH;
899 scan->quiet_time = IL_ACTIVE_QUIET_TIME;
900
901 if (il_is_any_associated(il)) {
902 u16 interval;
903 u32 extra;
904 u32 suspend_time = 100;
905 u32 scan_suspend_time = 100;
906
907 D_INFO("Scanning while associated...\n");
908 interval = vif->bss_conf.beacon_int;
909
910 scan->suspend_time = 0;
911 scan->max_out_time = cpu_to_le32(200 * 1024);
912 if (!interval)
913 interval = suspend_time;
914
915 extra = (suspend_time / interval) << 22;
916 scan_suspend_time =
917 (extra | ((suspend_time % interval) * 1024));
918 scan->suspend_time = cpu_to_le32(scan_suspend_time);
919 D_SCAN("suspend_time 0x%X beacon interval %d\n",
920 scan_suspend_time, interval);
921 }
922
923 if (il->scan_request->n_ssids) {
924 int i, p = 0;
925 D_SCAN("Kicking off active scan\n");
926 for (i = 0; i < il->scan_request->n_ssids; i++) {
927 /* always does wildcard anyway */
928 if (!il->scan_request->ssids[i].ssid_len)
929 continue;
930 scan->direct_scan[p].id = WLAN_EID_SSID;
931 scan->direct_scan[p].len =
932 il->scan_request->ssids[i].ssid_len;
933 memcpy(scan->direct_scan[p].ssid,
934 il->scan_request->ssids[i].ssid,
935 il->scan_request->ssids[i].ssid_len);
936 n_probes++;
937 p++;
938 }
939 is_active = true;
940 } else
941 D_SCAN("Start passive scan.\n");
942
943 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
944 scan->tx_cmd.sta_id = il->hw_params.bcast_id;
945 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
946
947 switch (il->scan_band) {
948 case IEEE80211_BAND_2GHZ:
949 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
950 chan_mod =
951 le32_to_cpu(il->active.flags & RXON_FLG_CHANNEL_MODE_MSK) >>
952 RXON_FLG_CHANNEL_MODE_POS;
953 if (chan_mod == CHANNEL_MODE_PURE_40) {
954 rate = RATE_6M_PLCP;
955 } else {
956 rate = RATE_1M_PLCP;
957 rate_flags = RATE_MCS_CCK_MSK;
958 }
959 break;
960 case IEEE80211_BAND_5GHZ:
961 rate = RATE_6M_PLCP;
962 break;
963 default:
964 IL_WARN("Invalid scan band\n");
965 return -EIO;
966 }
967
968 /*
969 * If active scanning is requested but a certain channel is
970 * marked passive, we can do active scanning if we detect
971 * transmissions.
972 *
973 * There is an issue with some firmware versions that triggers
974 * a sysassert on a "good CRC threshold" of zero (== disabled),
975 * on a radar channel even though this means that we should NOT
976 * send probes.
977 *
978 * The "good CRC threshold" is the number of frames that we
979 * need to receive during our dwell time on a channel before
980 * sending out probes -- setting this to a huge value will
981 * mean we never reach it, but at the same time work around
982 * the aforementioned issue. Thus use IL_GOOD_CRC_TH_NEVER
983 * here instead of IL_GOOD_CRC_TH_DISABLED.
984 */
985 scan->good_CRC_th =
986 is_active ? IL_GOOD_CRC_TH_DEFAULT : IL_GOOD_CRC_TH_NEVER;
987
988 band = il->scan_band;
989
990 if (il->cfg->scan_rx_antennas[band])
991 rx_ant = il->cfg->scan_rx_antennas[band];
992
993 il4965_toggle_tx_ant(il, &il->scan_tx_ant[band], scan_tx_antennas);
994 rate_flags |= BIT(il->scan_tx_ant[band]) << RATE_MCS_ANT_POS;
995 scan->tx_cmd.rate_n_flags = cpu_to_le32(rate | rate_flags);
996
997 /* In power save mode use one chain, otherwise use all chains */
998 if (test_bit(S_POWER_PMI, &il->status)) {
999 /* rx_ant has been set to all valid chains previously */
1000 active_chains =
1001 rx_ant & ((u8) (il->chain_noise_data.active_chains));
1002 if (!active_chains)
1003 active_chains = rx_ant;
1004
1005 D_SCAN("chain_noise_data.active_chains: %u\n",
1006 il->chain_noise_data.active_chains);
1007
1008 rx_ant = il4965_first_antenna(active_chains);
1009 }
1010
1011 /* MIMO is not used here, but value is required */
1012 rx_chain |= il->hw_params.valid_rx_ant << RXON_RX_CHAIN_VALID_POS;
1013 rx_chain |= rx_ant << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS;
1014 rx_chain |= rx_ant << RXON_RX_CHAIN_FORCE_SEL_POS;
1015 rx_chain |= 0x1 << RXON_RX_CHAIN_DRIVER_FORCE_POS;
1016 scan->rx_chain = cpu_to_le16(rx_chain);
1017
1018 cmd_len =
1019 il_fill_probe_req(il, (struct ieee80211_mgmt *)scan->data,
1020 vif->addr, il->scan_request->ie,
1021 il->scan_request->ie_len,
1022 IL_MAX_SCAN_SIZE - sizeof(*scan));
1023 scan->tx_cmd.len = cpu_to_le16(cmd_len);
1024
1025 scan->filter_flags |=
1026 (RXON_FILTER_ACCEPT_GRP_MSK | RXON_FILTER_BCON_AWARE_MSK);
1027
1028 scan->channel_count =
1029 il4965_get_channels_for_scan(il, vif, band, is_active, n_probes,
1030 (void *)&scan->data[cmd_len]);
1031 if (scan->channel_count == 0) {
1032 D_SCAN("channel count %d\n", scan->channel_count);
1033 return -EIO;
1034 }
1035
1036 cmd.len +=
1037 le16_to_cpu(scan->tx_cmd.len) +
1038 scan->channel_count * sizeof(struct il_scan_channel);
1039 cmd.data = scan;
1040 scan->len = cpu_to_le16(cmd.len);
1041
1042 set_bit(S_SCAN_HW, &il->status);
1043
1044 ret = il_send_cmd_sync(il, &cmd);
1045 if (ret)
1046 clear_bit(S_SCAN_HW, &il->status);
1047
1048 return ret;
1049 }
1050
1051 int
1052 il4965_manage_ibss_station(struct il_priv *il, struct ieee80211_vif *vif,
1053 bool add)
1054 {
1055 struct il_vif_priv *vif_priv = (void *)vif->drv_priv;
1056
1057 if (add)
1058 return il4965_add_bssid_station(il, vif->bss_conf.bssid,
1059 &vif_priv->ibss_bssid_sta_id);
1060 return il_remove_station(il, vif_priv->ibss_bssid_sta_id,
1061 vif->bss_conf.bssid);
1062 }
1063
1064 void
1065 il4965_free_tfds_in_queue(struct il_priv *il, int sta_id, int tid, int freed)
1066 {
1067 lockdep_assert_held(&il->sta_lock);
1068
1069 if (il->stations[sta_id].tid[tid].tfds_in_queue >= freed)
1070 il->stations[sta_id].tid[tid].tfds_in_queue -= freed;
1071 else {
1072 D_TX("free more than tfds_in_queue (%u:%d)\n",
1073 il->stations[sta_id].tid[tid].tfds_in_queue, freed);
1074 il->stations[sta_id].tid[tid].tfds_in_queue = 0;
1075 }
1076 }
1077
1078 #define IL_TX_QUEUE_MSK 0xfffff
1079
1080 static bool
1081 il4965_is_single_rx_stream(struct il_priv *il)
1082 {
1083 return il->current_ht_config.smps == IEEE80211_SMPS_STATIC ||
1084 il->current_ht_config.single_chain_sufficient;
1085 }
1086
1087 #define IL_NUM_RX_CHAINS_MULTIPLE 3
1088 #define IL_NUM_RX_CHAINS_SINGLE 2
1089 #define IL_NUM_IDLE_CHAINS_DUAL 2
1090 #define IL_NUM_IDLE_CHAINS_SINGLE 1
1091
1092 /*
1093 * Determine how many receiver/antenna chains to use.
1094 *
1095 * More provides better reception via diversity. Fewer saves power
1096 * at the expense of throughput, but only when not in powersave to
1097 * start with.
1098 *
1099 * MIMO (dual stream) requires at least 2, but works better with 3.
1100 * This does not determine *which* chains to use, just how many.
1101 */
1102 static int
1103 il4965_get_active_rx_chain_count(struct il_priv *il)
1104 {
1105 /* # of Rx chains to use when expecting MIMO. */
1106 if (il4965_is_single_rx_stream(il))
1107 return IL_NUM_RX_CHAINS_SINGLE;
1108 else
1109 return IL_NUM_RX_CHAINS_MULTIPLE;
1110 }
1111
1112 /*
1113 * When we are in power saving mode, unless device support spatial
1114 * multiplexing power save, use the active count for rx chain count.
1115 */
1116 static int
1117 il4965_get_idle_rx_chain_count(struct il_priv *il, int active_cnt)
1118 {
1119 /* # Rx chains when idling, depending on SMPS mode */
1120 switch (il->current_ht_config.smps) {
1121 case IEEE80211_SMPS_STATIC:
1122 case IEEE80211_SMPS_DYNAMIC:
1123 return IL_NUM_IDLE_CHAINS_SINGLE;
1124 case IEEE80211_SMPS_OFF:
1125 return active_cnt;
1126 default:
1127 WARN(1, "invalid SMPS mode %d", il->current_ht_config.smps);
1128 return active_cnt;
1129 }
1130 }
1131
1132 /* up to 4 chains */
1133 static u8
1134 il4965_count_chain_bitmap(u32 chain_bitmap)
1135 {
1136 u8 res;
1137 res = (chain_bitmap & BIT(0)) >> 0;
1138 res += (chain_bitmap & BIT(1)) >> 1;
1139 res += (chain_bitmap & BIT(2)) >> 2;
1140 res += (chain_bitmap & BIT(3)) >> 3;
1141 return res;
1142 }
1143
1144 /**
1145 * il4965_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
1146 *
1147 * Selects how many and which Rx receivers/antennas/chains to use.
1148 * This should not be used for scan command ... it puts data in wrong place.
1149 */
1150 void
1151 il4965_set_rxon_chain(struct il_priv *il)
1152 {
1153 bool is_single = il4965_is_single_rx_stream(il);
1154 bool is_cam = !test_bit(S_POWER_PMI, &il->status);
1155 u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
1156 u32 active_chains;
1157 u16 rx_chain;
1158
1159 /* Tell uCode which antennas are actually connected.
1160 * Before first association, we assume all antennas are connected.
1161 * Just after first association, il4965_chain_noise_calibration()
1162 * checks which antennas actually *are* connected. */
1163 if (il->chain_noise_data.active_chains)
1164 active_chains = il->chain_noise_data.active_chains;
1165 else
1166 active_chains = il->hw_params.valid_rx_ant;
1167
1168 rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
1169
1170 /* How many receivers should we use? */
1171 active_rx_cnt = il4965_get_active_rx_chain_count(il);
1172 idle_rx_cnt = il4965_get_idle_rx_chain_count(il, active_rx_cnt);
1173
1174 /* correct rx chain count according hw settings
1175 * and chain noise calibration
1176 */
1177 valid_rx_cnt = il4965_count_chain_bitmap(active_chains);
1178 if (valid_rx_cnt < active_rx_cnt)
1179 active_rx_cnt = valid_rx_cnt;
1180
1181 if (valid_rx_cnt < idle_rx_cnt)
1182 idle_rx_cnt = valid_rx_cnt;
1183
1184 rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
1185 rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
1186
1187 il->staging.rx_chain = cpu_to_le16(rx_chain);
1188
1189 if (!is_single && active_rx_cnt >= IL_NUM_RX_CHAINS_SINGLE && is_cam)
1190 il->staging.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
1191 else
1192 il->staging.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
1193
1194 D_ASSOC("rx_chain=0x%X active=%d idle=%d\n", il->staging.rx_chain,
1195 active_rx_cnt, idle_rx_cnt);
1196
1197 WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
1198 active_rx_cnt < idle_rx_cnt);
1199 }
1200
1201 static const char *
1202 il4965_get_fh_string(int cmd)
1203 {
1204 switch (cmd) {
1205 IL_CMD(FH49_RSCSR_CHNL0_STTS_WPTR_REG);
1206 IL_CMD(FH49_RSCSR_CHNL0_RBDCB_BASE_REG);
1207 IL_CMD(FH49_RSCSR_CHNL0_WPTR);
1208 IL_CMD(FH49_MEM_RCSR_CHNL0_CONFIG_REG);
1209 IL_CMD(FH49_MEM_RSSR_SHARED_CTRL_REG);
1210 IL_CMD(FH49_MEM_RSSR_RX_STATUS_REG);
1211 IL_CMD(FH49_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
1212 IL_CMD(FH49_TSSR_TX_STATUS_REG);
1213 IL_CMD(FH49_TSSR_TX_ERROR_REG);
1214 default:
1215 return "UNKNOWN";
1216 }
1217 }
1218
1219 int
1220 il4965_dump_fh(struct il_priv *il, char **buf, bool display)
1221 {
1222 int i;
1223 #ifdef CONFIG_IWLEGACY_DEBUG
1224 int pos = 0;
1225 size_t bufsz = 0;
1226 #endif
1227 static const u32 fh_tbl[] = {
1228 FH49_RSCSR_CHNL0_STTS_WPTR_REG,
1229 FH49_RSCSR_CHNL0_RBDCB_BASE_REG,
1230 FH49_RSCSR_CHNL0_WPTR,
1231 FH49_MEM_RCSR_CHNL0_CONFIG_REG,
1232 FH49_MEM_RSSR_SHARED_CTRL_REG,
1233 FH49_MEM_RSSR_RX_STATUS_REG,
1234 FH49_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
1235 FH49_TSSR_TX_STATUS_REG,
1236 FH49_TSSR_TX_ERROR_REG
1237 };
1238 #ifdef CONFIG_IWLEGACY_DEBUG
1239 if (display) {
1240 bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
1241 *buf = kmalloc(bufsz, GFP_KERNEL);
1242 if (!*buf)
1243 return -ENOMEM;
1244 pos +=
1245 scnprintf(*buf + pos, bufsz - pos, "FH register values:\n");
1246 for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
1247 pos +=
1248 scnprintf(*buf + pos, bufsz - pos,
1249 " %34s: 0X%08x\n",
1250 il4965_get_fh_string(fh_tbl[i]),
1251 il_rd(il, fh_tbl[i]));
1252 }
1253 return pos;
1254 }
1255 #endif
1256 IL_ERR("FH register values:\n");
1257 for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
1258 IL_ERR(" %34s: 0X%08x\n", il4965_get_fh_string(fh_tbl[i]),
1259 il_rd(il, fh_tbl[i]));
1260 }
1261 return 0;
1262 }
1263
1264 static void
1265 il4965_hdl_missed_beacon(struct il_priv *il, struct il_rx_buf *rxb)
1266 {
1267 struct il_rx_pkt *pkt = rxb_addr(rxb);
1268 struct il_missed_beacon_notif *missed_beacon;
1269
1270 missed_beacon = &pkt->u.missed_beacon;
1271 if (le32_to_cpu(missed_beacon->consecutive_missed_beacons) >
1272 il->missed_beacon_threshold) {
1273 D_CALIB("missed bcn cnsq %d totl %d rcd %d expctd %d\n",
1274 le32_to_cpu(missed_beacon->consecutive_missed_beacons),
1275 le32_to_cpu(missed_beacon->total_missed_becons),
1276 le32_to_cpu(missed_beacon->num_recvd_beacons),
1277 le32_to_cpu(missed_beacon->num_expected_beacons));
1278 if (!test_bit(S_SCANNING, &il->status))
1279 il4965_init_sensitivity(il);
1280 }
1281 }
1282
1283 /* Calculate noise level, based on measurements during network silence just
1284 * before arriving beacon. This measurement can be done only if we know
1285 * exactly when to expect beacons, therefore only when we're associated. */
1286 static void
1287 il4965_rx_calc_noise(struct il_priv *il)
1288 {
1289 struct stats_rx_non_phy *rx_info;
1290 int num_active_rx = 0;
1291 int total_silence = 0;
1292 int bcn_silence_a, bcn_silence_b, bcn_silence_c;
1293 int last_rx_noise;
1294
1295 rx_info = &(il->_4965.stats.rx.general);
1296 bcn_silence_a =
1297 le32_to_cpu(rx_info->beacon_silence_rssi_a) & IN_BAND_FILTER;
1298 bcn_silence_b =
1299 le32_to_cpu(rx_info->beacon_silence_rssi_b) & IN_BAND_FILTER;
1300 bcn_silence_c =
1301 le32_to_cpu(rx_info->beacon_silence_rssi_c) & IN_BAND_FILTER;
1302
1303 if (bcn_silence_a) {
1304 total_silence += bcn_silence_a;
1305 num_active_rx++;
1306 }
1307 if (bcn_silence_b) {
1308 total_silence += bcn_silence_b;
1309 num_active_rx++;
1310 }
1311 if (bcn_silence_c) {
1312 total_silence += bcn_silence_c;
1313 num_active_rx++;
1314 }
1315
1316 /* Average among active antennas */
1317 if (num_active_rx)
1318 last_rx_noise = (total_silence / num_active_rx) - 107;
1319 else
1320 last_rx_noise = IL_NOISE_MEAS_NOT_AVAILABLE;
1321
1322 D_CALIB("inband silence a %u, b %u, c %u, dBm %d\n", bcn_silence_a,
1323 bcn_silence_b, bcn_silence_c, last_rx_noise);
1324 }
1325
1326 #ifdef CONFIG_IWLEGACY_DEBUGFS
1327 /*
1328 * based on the assumption of all stats counter are in DWORD
1329 * FIXME: This function is for debugging, do not deal with
1330 * the case of counters roll-over.
1331 */
1332 static void
1333 il4965_accumulative_stats(struct il_priv *il, __le32 * stats)
1334 {
1335 int i, size;
1336 __le32 *prev_stats;
1337 u32 *accum_stats;
1338 u32 *delta, *max_delta;
1339 struct stats_general_common *general, *accum_general;
1340 struct stats_tx *tx, *accum_tx;
1341
1342 prev_stats = (__le32 *) &il->_4965.stats;
1343 accum_stats = (u32 *) &il->_4965.accum_stats;
1344 size = sizeof(struct il_notif_stats);
1345 general = &il->_4965.stats.general.common;
1346 accum_general = &il->_4965.accum_stats.general.common;
1347 tx = &il->_4965.stats.tx;
1348 accum_tx = &il->_4965.accum_stats.tx;
1349 delta = (u32 *) &il->_4965.delta_stats;
1350 max_delta = (u32 *) &il->_4965.max_delta;
1351
1352 for (i = sizeof(__le32); i < size;
1353 i +=
1354 sizeof(__le32), stats++, prev_stats++, delta++, max_delta++,
1355 accum_stats++) {
1356 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
1357 *delta =
1358 (le32_to_cpu(*stats) - le32_to_cpu(*prev_stats));
1359 *accum_stats += *delta;
1360 if (*delta > *max_delta)
1361 *max_delta = *delta;
1362 }
1363 }
1364
1365 /* reset accumulative stats for "no-counter" type stats */
1366 accum_general->temperature = general->temperature;
1367 accum_general->ttl_timestamp = general->ttl_timestamp;
1368 }
1369 #endif
1370
1371 static void
1372 il4965_hdl_stats(struct il_priv *il, struct il_rx_buf *rxb)
1373 {
1374 const int recalib_seconds = 60;
1375 bool change;
1376 struct il_rx_pkt *pkt = rxb_addr(rxb);
1377
1378 D_RX("Statistics notification received (%d vs %d).\n",
1379 (int)sizeof(struct il_notif_stats),
1380 le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK);
1381
1382 change =
1383 ((il->_4965.stats.general.common.temperature !=
1384 pkt->u.stats.general.common.temperature) ||
1385 ((il->_4965.stats.flag & STATS_REPLY_FLG_HT40_MODE_MSK) !=
1386 (pkt->u.stats.flag & STATS_REPLY_FLG_HT40_MODE_MSK)));
1387 #ifdef CONFIG_IWLEGACY_DEBUGFS
1388 il4965_accumulative_stats(il, (__le32 *) &pkt->u.stats);
1389 #endif
1390
1391 /* TODO: reading some of stats is unneeded */
1392 memcpy(&il->_4965.stats, &pkt->u.stats, sizeof(il->_4965.stats));
1393
1394 set_bit(S_STATS, &il->status);
1395
1396 /*
1397 * Reschedule the stats timer to occur in recalib_seconds to ensure
1398 * we get a thermal update even if the uCode doesn't give us one
1399 */
1400 mod_timer(&il->stats_periodic,
1401 jiffies + msecs_to_jiffies(recalib_seconds * 1000));
1402
1403 if (unlikely(!test_bit(S_SCANNING, &il->status)) &&
1404 (pkt->hdr.cmd == N_STATS)) {
1405 il4965_rx_calc_noise(il);
1406 queue_work(il->workqueue, &il->run_time_calib_work);
1407 }
1408
1409 if (change)
1410 il4965_temperature_calib(il);
1411 }
1412
1413 static void
1414 il4965_hdl_c_stats(struct il_priv *il, struct il_rx_buf *rxb)
1415 {
1416 struct il_rx_pkt *pkt = rxb_addr(rxb);
1417
1418 if (le32_to_cpu(pkt->u.stats.flag) & UCODE_STATS_CLEAR_MSK) {
1419 #ifdef CONFIG_IWLEGACY_DEBUGFS
1420 memset(&il->_4965.accum_stats, 0,
1421 sizeof(struct il_notif_stats));
1422 memset(&il->_4965.delta_stats, 0,
1423 sizeof(struct il_notif_stats));
1424 memset(&il->_4965.max_delta, 0, sizeof(struct il_notif_stats));
1425 #endif
1426 D_RX("Statistics have been cleared\n");
1427 }
1428 il4965_hdl_stats(il, rxb);
1429 }
1430
1431
1432 /*
1433 * mac80211 queues, ACs, hardware queues, FIFOs.
1434 *
1435 * Cf. http://wireless.kernel.org/en/developers/Documentation/mac80211/queues
1436 *
1437 * Mac80211 uses the following numbers, which we get as from it
1438 * by way of skb_get_queue_mapping(skb):
1439 *
1440 * VO 0
1441 * VI 1
1442 * BE 2
1443 * BK 3
1444 *
1445 *
1446 * Regular (not A-MPDU) frames are put into hardware queues corresponding
1447 * to the FIFOs, see comments in iwl-prph.h. Aggregated frames get their
1448 * own queue per aggregation session (RA/TID combination), such queues are
1449 * set up to map into FIFOs too, for which we need an AC->FIFO mapping. In
1450 * order to map frames to the right queue, we also need an AC->hw queue
1451 * mapping. This is implemented here.
1452 *
1453 * Due to the way hw queues are set up (by the hw specific modules like
1454 * 4965.c), the AC->hw queue mapping is the identity
1455 * mapping.
1456 */
1457
1458 static const u8 tid_to_ac[] = {
1459 IEEE80211_AC_BE,
1460 IEEE80211_AC_BK,
1461 IEEE80211_AC_BK,
1462 IEEE80211_AC_BE,
1463 IEEE80211_AC_VI,
1464 IEEE80211_AC_VI,
1465 IEEE80211_AC_VO,
1466 IEEE80211_AC_VO
1467 };
1468
1469 static inline int
1470 il4965_get_ac_from_tid(u16 tid)
1471 {
1472 if (likely(tid < ARRAY_SIZE(tid_to_ac)))
1473 return tid_to_ac[tid];
1474
1475 /* no support for TIDs 8-15 yet */
1476 return -EINVAL;
1477 }
1478
1479 static inline int
1480 il4965_get_fifo_from_tid(u16 tid)
1481 {
1482 const u8 ac_to_fifo[] = {
1483 IL_TX_FIFO_VO,
1484 IL_TX_FIFO_VI,
1485 IL_TX_FIFO_BE,
1486 IL_TX_FIFO_BK,
1487 };
1488
1489 if (likely(tid < ARRAY_SIZE(tid_to_ac)))
1490 return ac_to_fifo[tid_to_ac[tid]];
1491
1492 /* no support for TIDs 8-15 yet */
1493 return -EINVAL;
1494 }
1495
1496 /*
1497 * handle build C_TX command notification.
1498 */
1499 static void
1500 il4965_tx_cmd_build_basic(struct il_priv *il, struct sk_buff *skb,
1501 struct il_tx_cmd *tx_cmd,
1502 struct ieee80211_tx_info *info,
1503 struct ieee80211_hdr *hdr, u8 std_id)
1504 {
1505 __le16 fc = hdr->frame_control;
1506 __le32 tx_flags = tx_cmd->tx_flags;
1507
1508 tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
1509 if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
1510 tx_flags |= TX_CMD_FLG_ACK_MSK;
1511 if (ieee80211_is_mgmt(fc))
1512 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
1513 if (ieee80211_is_probe_resp(fc) &&
1514 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
1515 tx_flags |= TX_CMD_FLG_TSF_MSK;
1516 } else {
1517 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
1518 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
1519 }
1520
1521 if (ieee80211_is_back_req(fc))
1522 tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK;
1523
1524 tx_cmd->sta_id = std_id;
1525 if (ieee80211_has_morefrags(fc))
1526 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
1527
1528 if (ieee80211_is_data_qos(fc)) {
1529 u8 *qc = ieee80211_get_qos_ctl(hdr);
1530 tx_cmd->tid_tspec = qc[0] & 0xf;
1531 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
1532 } else {
1533 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
1534 }
1535
1536 il_tx_cmd_protection(il, info, fc, &tx_flags);
1537
1538 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
1539 if (ieee80211_is_mgmt(fc)) {
1540 if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
1541 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
1542 else
1543 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
1544 } else {
1545 tx_cmd->timeout.pm_frame_timeout = 0;
1546 }
1547
1548 tx_cmd->driver_txop = 0;
1549 tx_cmd->tx_flags = tx_flags;
1550 tx_cmd->next_frame_len = 0;
1551 }
1552
1553 static void
1554 il4965_tx_cmd_build_rate(struct il_priv *il,
1555 struct il_tx_cmd *tx_cmd,
1556 struct ieee80211_tx_info *info,
1557 struct ieee80211_sta *sta,
1558 __le16 fc)
1559 {
1560 const u8 rts_retry_limit = 60;
1561 u32 rate_flags;
1562 int rate_idx;
1563 u8 data_retry_limit;
1564 u8 rate_plcp;
1565
1566 /* Set retry limit on DATA packets and Probe Responses */
1567 if (ieee80211_is_probe_resp(fc))
1568 data_retry_limit = 3;
1569 else
1570 data_retry_limit = IL4965_DEFAULT_TX_RETRY;
1571 tx_cmd->data_retry_limit = data_retry_limit;
1572 /* Set retry limit on RTS packets */
1573 tx_cmd->rts_retry_limit = min(data_retry_limit, rts_retry_limit);
1574
1575 /* DATA packets will use the uCode station table for rate/antenna
1576 * selection */
1577 if (ieee80211_is_data(fc)) {
1578 tx_cmd->initial_rate_idx = 0;
1579 tx_cmd->tx_flags |= TX_CMD_FLG_STA_RATE_MSK;
1580 return;
1581 }
1582
1583 /**
1584 * If the current TX rate stored in mac80211 has the MCS bit set, it's
1585 * not really a TX rate. Thus, we use the lowest supported rate for
1586 * this band. Also use the lowest supported rate if the stored rate
1587 * idx is invalid.
1588 */
1589 rate_idx = info->control.rates[0].idx;
1590 if ((info->control.rates[0].flags & IEEE80211_TX_RC_MCS) || rate_idx < 0
1591 || rate_idx > RATE_COUNT_LEGACY)
1592 rate_idx = rate_lowest_index(&il->bands[info->band], sta);
1593 /* For 5 GHZ band, remap mac80211 rate indices into driver indices */
1594 if (info->band == IEEE80211_BAND_5GHZ)
1595 rate_idx += IL_FIRST_OFDM_RATE;
1596 /* Get PLCP rate for tx_cmd->rate_n_flags */
1597 rate_plcp = il_rates[rate_idx].plcp;
1598 /* Zero out flags for this packet */
1599 rate_flags = 0;
1600
1601 /* Set CCK flag as needed */
1602 if (rate_idx >= IL_FIRST_CCK_RATE && rate_idx <= IL_LAST_CCK_RATE)
1603 rate_flags |= RATE_MCS_CCK_MSK;
1604
1605 /* Set up antennas */
1606 il4965_toggle_tx_ant(il, &il->mgmt_tx_ant, il->hw_params.valid_tx_ant);
1607 rate_flags |= BIT(il->mgmt_tx_ant) << RATE_MCS_ANT_POS;
1608
1609 /* Set the rate in the TX cmd */
1610 tx_cmd->rate_n_flags = cpu_to_le32(rate_plcp | rate_flags);
1611 }
1612
1613 static void
1614 il4965_tx_cmd_build_hwcrypto(struct il_priv *il, struct ieee80211_tx_info *info,
1615 struct il_tx_cmd *tx_cmd, struct sk_buff *skb_frag,
1616 int sta_id)
1617 {
1618 struct ieee80211_key_conf *keyconf = info->control.hw_key;
1619
1620 switch (keyconf->cipher) {
1621 case WLAN_CIPHER_SUITE_CCMP:
1622 tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
1623 memcpy(tx_cmd->key, keyconf->key, keyconf->keylen);
1624 if (info->flags & IEEE80211_TX_CTL_AMPDU)
1625 tx_cmd->tx_flags |= TX_CMD_FLG_AGG_CCMP_MSK;
1626 D_TX("tx_cmd with AES hwcrypto\n");
1627 break;
1628
1629 case WLAN_CIPHER_SUITE_TKIP:
1630 tx_cmd->sec_ctl = TX_CMD_SEC_TKIP;
1631 ieee80211_get_tkip_p2k(keyconf, skb_frag, tx_cmd->key);
1632 D_TX("tx_cmd with tkip hwcrypto\n");
1633 break;
1634
1635 case WLAN_CIPHER_SUITE_WEP104:
1636 tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
1637 /* fall through */
1638 case WLAN_CIPHER_SUITE_WEP40:
1639 tx_cmd->sec_ctl |=
1640 (TX_CMD_SEC_WEP | (keyconf->keyidx & TX_CMD_SEC_MSK) <<
1641 TX_CMD_SEC_SHIFT);
1642
1643 memcpy(&tx_cmd->key[3], keyconf->key, keyconf->keylen);
1644
1645 D_TX("Configuring packet for WEP encryption " "with key %d\n",
1646 keyconf->keyidx);
1647 break;
1648
1649 default:
1650 IL_ERR("Unknown encode cipher %x\n", keyconf->cipher);
1651 break;
1652 }
1653 }
1654
1655 /*
1656 * start C_TX command process
1657 */
1658 int
1659 il4965_tx_skb(struct il_priv *il,
1660 struct ieee80211_sta *sta,
1661 struct sk_buff *skb)
1662 {
1663 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
1664 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
1665 struct il_station_priv *sta_priv = NULL;
1666 struct il_tx_queue *txq;
1667 struct il_queue *q;
1668 struct il_device_cmd *out_cmd;
1669 struct il_cmd_meta *out_meta;
1670 struct il_tx_cmd *tx_cmd;
1671 int txq_id;
1672 dma_addr_t phys_addr;
1673 dma_addr_t txcmd_phys;
1674 dma_addr_t scratch_phys;
1675 u16 len, firstlen, secondlen;
1676 u16 seq_number = 0;
1677 __le16 fc;
1678 u8 hdr_len;
1679 u8 sta_id;
1680 u8 wait_write_ptr = 0;
1681 u8 tid = 0;
1682 u8 *qc = NULL;
1683 unsigned long flags;
1684 bool is_agg = false;
1685
1686 spin_lock_irqsave(&il->lock, flags);
1687 if (il_is_rfkill(il)) {
1688 D_DROP("Dropping - RF KILL\n");
1689 goto drop_unlock;
1690 }
1691
1692 fc = hdr->frame_control;
1693
1694 #ifdef CONFIG_IWLEGACY_DEBUG
1695 if (ieee80211_is_auth(fc))
1696 D_TX("Sending AUTH frame\n");
1697 else if (ieee80211_is_assoc_req(fc))
1698 D_TX("Sending ASSOC frame\n");
1699 else if (ieee80211_is_reassoc_req(fc))
1700 D_TX("Sending REASSOC frame\n");
1701 #endif
1702
1703 hdr_len = ieee80211_hdrlen(fc);
1704
1705 /* For management frames use broadcast id to do not break aggregation */
1706 if (!ieee80211_is_data(fc))
1707 sta_id = il->hw_params.bcast_id;
1708 else {
1709 /* Find idx into station table for destination station */
1710 sta_id = il_sta_id_or_broadcast(il, sta);
1711
1712 if (sta_id == IL_INVALID_STATION) {
1713 D_DROP("Dropping - INVALID STATION: %pM\n", hdr->addr1);
1714 goto drop_unlock;
1715 }
1716 }
1717
1718 D_TX("station Id %d\n", sta_id);
1719
1720 if (sta)
1721 sta_priv = (void *)sta->drv_priv;
1722
1723 if (sta_priv && sta_priv->asleep &&
1724 (info->flags & IEEE80211_TX_CTL_NO_PS_BUFFER)) {
1725 /*
1726 * This sends an asynchronous command to the device,
1727 * but we can rely on it being processed before the
1728 * next frame is processed -- and the next frame to
1729 * this station is the one that will consume this
1730 * counter.
1731 * For now set the counter to just 1 since we do not
1732 * support uAPSD yet.
1733 */
1734 il4965_sta_modify_sleep_tx_count(il, sta_id, 1);
1735 }
1736
1737 /* FIXME: remove me ? */
1738 WARN_ON_ONCE(info->flags & IEEE80211_TX_CTL_SEND_AFTER_DTIM);
1739
1740 /* Access category (AC) is also the queue number */
1741 txq_id = skb_get_queue_mapping(skb);
1742
1743 /* irqs already disabled/saved above when locking il->lock */
1744 spin_lock(&il->sta_lock);
1745
1746 if (ieee80211_is_data_qos(fc)) {
1747 qc = ieee80211_get_qos_ctl(hdr);
1748 tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
1749 if (WARN_ON_ONCE(tid >= MAX_TID_COUNT)) {
1750 spin_unlock(&il->sta_lock);
1751 goto drop_unlock;
1752 }
1753 seq_number = il->stations[sta_id].tid[tid].seq_number;
1754 seq_number &= IEEE80211_SCTL_SEQ;
1755 hdr->seq_ctrl =
1756 hdr->seq_ctrl & cpu_to_le16(IEEE80211_SCTL_FRAG);
1757 hdr->seq_ctrl |= cpu_to_le16(seq_number);
1758 seq_number += 0x10;
1759 /* aggregation is on for this <sta,tid> */
1760 if (info->flags & IEEE80211_TX_CTL_AMPDU &&
1761 il->stations[sta_id].tid[tid].agg.state == IL_AGG_ON) {
1762 txq_id = il->stations[sta_id].tid[tid].agg.txq_id;
1763 is_agg = true;
1764 }
1765 }
1766
1767 txq = &il->txq[txq_id];
1768 q = &txq->q;
1769
1770 if (unlikely(il_queue_space(q) < q->high_mark)) {
1771 spin_unlock(&il->sta_lock);
1772 goto drop_unlock;
1773 }
1774
1775 if (ieee80211_is_data_qos(fc)) {
1776 il->stations[sta_id].tid[tid].tfds_in_queue++;
1777 if (!ieee80211_has_morefrags(fc))
1778 il->stations[sta_id].tid[tid].seq_number = seq_number;
1779 }
1780
1781 spin_unlock(&il->sta_lock);
1782
1783 txq->skbs[q->write_ptr] = skb;
1784
1785 /* Set up first empty entry in queue's array of Tx/cmd buffers */
1786 out_cmd = txq->cmd[q->write_ptr];
1787 out_meta = &txq->meta[q->write_ptr];
1788 tx_cmd = &out_cmd->cmd.tx;
1789 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
1790 memset(tx_cmd, 0, sizeof(struct il_tx_cmd));
1791
1792 /*
1793 * Set up the Tx-command (not MAC!) header.
1794 * Store the chosen Tx queue and TFD idx within the sequence field;
1795 * after Tx, uCode's Tx response will return this value so driver can
1796 * locate the frame within the tx queue and do post-tx processing.
1797 */
1798 out_cmd->hdr.cmd = C_TX;
1799 out_cmd->hdr.sequence =
1800 cpu_to_le16((u16)
1801 (QUEUE_TO_SEQ(txq_id) | IDX_TO_SEQ(q->write_ptr)));
1802
1803 /* Copy MAC header from skb into command buffer */
1804 memcpy(tx_cmd->hdr, hdr, hdr_len);
1805
1806 /* Total # bytes to be transmitted */
1807 tx_cmd->len = cpu_to_le16((u16) skb->len);
1808
1809 if (info->control.hw_key)
1810 il4965_tx_cmd_build_hwcrypto(il, info, tx_cmd, skb, sta_id);
1811
1812 /* TODO need this for burst mode later on */
1813 il4965_tx_cmd_build_basic(il, skb, tx_cmd, info, hdr, sta_id);
1814
1815 il4965_tx_cmd_build_rate(il, tx_cmd, info, sta, fc);
1816
1817 /*
1818 * Use the first empty entry in this queue's command buffer array
1819 * to contain the Tx command and MAC header concatenated together
1820 * (payload data will be in another buffer).
1821 * Size of this varies, due to varying MAC header length.
1822 * If end is not dword aligned, we'll have 2 extra bytes at the end
1823 * of the MAC header (device reads on dword boundaries).
1824 * We'll tell device about this padding later.
1825 */
1826 len = sizeof(struct il_tx_cmd) + sizeof(struct il_cmd_header) + hdr_len;
1827 firstlen = (len + 3) & ~3;
1828
1829 /* Tell NIC about any 2-byte padding after MAC header */
1830 if (firstlen != len)
1831 tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
1832
1833 /* Physical address of this Tx command's header (not MAC header!),
1834 * within command buffer array. */
1835 txcmd_phys =
1836 pci_map_single(il->pci_dev, &out_cmd->hdr, firstlen,
1837 PCI_DMA_BIDIRECTIONAL);
1838 if (unlikely(pci_dma_mapping_error(il->pci_dev, txcmd_phys)))
1839 goto drop_unlock;
1840
1841 /* Set up TFD's 2nd entry to point directly to remainder of skb,
1842 * if any (802.11 null frames have no payload). */
1843 secondlen = skb->len - hdr_len;
1844 if (secondlen > 0) {
1845 phys_addr =
1846 pci_map_single(il->pci_dev, skb->data + hdr_len, secondlen,
1847 PCI_DMA_TODEVICE);
1848 if (unlikely(pci_dma_mapping_error(il->pci_dev, phys_addr)))
1849 goto drop_unlock;
1850 }
1851
1852 /* Add buffer containing Tx command and MAC(!) header to TFD's
1853 * first entry */
1854 il->ops->txq_attach_buf_to_tfd(il, txq, txcmd_phys, firstlen, 1, 0);
1855 dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
1856 dma_unmap_len_set(out_meta, len, firstlen);
1857 if (secondlen)
1858 il->ops->txq_attach_buf_to_tfd(il, txq, phys_addr, secondlen,
1859 0, 0);
1860
1861 if (!ieee80211_has_morefrags(hdr->frame_control)) {
1862 txq->need_update = 1;
1863 } else {
1864 wait_write_ptr = 1;
1865 txq->need_update = 0;
1866 }
1867
1868 scratch_phys =
1869 txcmd_phys + sizeof(struct il_cmd_header) +
1870 offsetof(struct il_tx_cmd, scratch);
1871
1872 /* take back ownership of DMA buffer to enable update */
1873 pci_dma_sync_single_for_cpu(il->pci_dev, txcmd_phys, firstlen,
1874 PCI_DMA_BIDIRECTIONAL);
1875 tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys);
1876 tx_cmd->dram_msb_ptr = il_get_dma_hi_addr(scratch_phys);
1877
1878 il_update_stats(il, true, fc, skb->len);
1879
1880 D_TX("sequence nr = 0X%x\n", le16_to_cpu(out_cmd->hdr.sequence));
1881 D_TX("tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
1882 il_print_hex_dump(il, IL_DL_TX, (u8 *) tx_cmd, sizeof(*tx_cmd));
1883 il_print_hex_dump(il, IL_DL_TX, (u8 *) tx_cmd->hdr, hdr_len);
1884
1885 /* Set up entry for this TFD in Tx byte-count array */
1886 if (info->flags & IEEE80211_TX_CTL_AMPDU)
1887 il->ops->txq_update_byte_cnt_tbl(il, txq, le16_to_cpu(tx_cmd->len));
1888
1889 pci_dma_sync_single_for_device(il->pci_dev, txcmd_phys, firstlen,
1890 PCI_DMA_BIDIRECTIONAL);
1891
1892 /* Tell device the write idx *just past* this latest filled TFD */
1893 q->write_ptr = il_queue_inc_wrap(q->write_ptr, q->n_bd);
1894 il_txq_update_write_ptr(il, txq);
1895 spin_unlock_irqrestore(&il->lock, flags);
1896
1897 /*
1898 * At this point the frame is "transmitted" successfully
1899 * and we will get a TX status notification eventually,
1900 * regardless of the value of ret. "ret" only indicates
1901 * whether or not we should update the write pointer.
1902 */
1903
1904 /*
1905 * Avoid atomic ops if it isn't an associated client.
1906 * Also, if this is a packet for aggregation, don't
1907 * increase the counter because the ucode will stop
1908 * aggregation queues when their respective station
1909 * goes to sleep.
1910 */
1911 if (sta_priv && sta_priv->client && !is_agg)
1912 atomic_inc(&sta_priv->pending_frames);
1913
1914 if (il_queue_space(q) < q->high_mark && il->mac80211_registered) {
1915 if (wait_write_ptr) {
1916 spin_lock_irqsave(&il->lock, flags);
1917 txq->need_update = 1;
1918 il_txq_update_write_ptr(il, txq);
1919 spin_unlock_irqrestore(&il->lock, flags);
1920 } else {
1921 il_stop_queue(il, txq);
1922 }
1923 }
1924
1925 return 0;
1926
1927 drop_unlock:
1928 spin_unlock_irqrestore(&il->lock, flags);
1929 return -1;
1930 }
1931
1932 static inline int
1933 il4965_alloc_dma_ptr(struct il_priv *il, struct il_dma_ptr *ptr, size_t size)
1934 {
1935 ptr->addr = dma_alloc_coherent(&il->pci_dev->dev, size, &ptr->dma,
1936 GFP_KERNEL);
1937 if (!ptr->addr)
1938 return -ENOMEM;
1939 ptr->size = size;
1940 return 0;
1941 }
1942
1943 static inline void
1944 il4965_free_dma_ptr(struct il_priv *il, struct il_dma_ptr *ptr)
1945 {
1946 if (unlikely(!ptr->addr))
1947 return;
1948
1949 dma_free_coherent(&il->pci_dev->dev, ptr->size, ptr->addr, ptr->dma);
1950 memset(ptr, 0, sizeof(*ptr));
1951 }
1952
1953 /**
1954 * il4965_hw_txq_ctx_free - Free TXQ Context
1955 *
1956 * Destroy all TX DMA queues and structures
1957 */
1958 void
1959 il4965_hw_txq_ctx_free(struct il_priv *il)
1960 {
1961 int txq_id;
1962
1963 /* Tx queues */
1964 if (il->txq) {
1965 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++)
1966 if (txq_id == il->cmd_queue)
1967 il_cmd_queue_free(il);
1968 else
1969 il_tx_queue_free(il, txq_id);
1970 }
1971 il4965_free_dma_ptr(il, &il->kw);
1972
1973 il4965_free_dma_ptr(il, &il->scd_bc_tbls);
1974
1975 /* free tx queue structure */
1976 il_free_txq_mem(il);
1977 }
1978
1979 /**
1980 * il4965_txq_ctx_alloc - allocate TX queue context
1981 * Allocate all Tx DMA structures and initialize them
1982 *
1983 * @param il
1984 * @return error code
1985 */
1986 int
1987 il4965_txq_ctx_alloc(struct il_priv *il)
1988 {
1989 int ret, txq_id;
1990 unsigned long flags;
1991
1992 /* Free all tx/cmd queues and keep-warm buffer */
1993 il4965_hw_txq_ctx_free(il);
1994
1995 ret =
1996 il4965_alloc_dma_ptr(il, &il->scd_bc_tbls,
1997 il->hw_params.scd_bc_tbls_size);
1998 if (ret) {
1999 IL_ERR("Scheduler BC Table allocation failed\n");
2000 goto error_bc_tbls;
2001 }
2002 /* Alloc keep-warm buffer */
2003 ret = il4965_alloc_dma_ptr(il, &il->kw, IL_KW_SIZE);
2004 if (ret) {
2005 IL_ERR("Keep Warm allocation failed\n");
2006 goto error_kw;
2007 }
2008
2009 /* allocate tx queue structure */
2010 ret = il_alloc_txq_mem(il);
2011 if (ret)
2012 goto error;
2013
2014 spin_lock_irqsave(&il->lock, flags);
2015
2016 /* Turn off all Tx DMA fifos */
2017 il4965_txq_set_sched(il, 0);
2018
2019 /* Tell NIC where to find the "keep warm" buffer */
2020 il_wr(il, FH49_KW_MEM_ADDR_REG, il->kw.dma >> 4);
2021
2022 spin_unlock_irqrestore(&il->lock, flags);
2023
2024 /* Alloc and init all Tx queues, including the command queue (#4/#9) */
2025 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++) {
2026 ret = il_tx_queue_init(il, txq_id);
2027 if (ret) {
2028 IL_ERR("Tx %d queue init failed\n", txq_id);
2029 goto error;
2030 }
2031 }
2032
2033 return ret;
2034
2035 error:
2036 il4965_hw_txq_ctx_free(il);
2037 il4965_free_dma_ptr(il, &il->kw);
2038 error_kw:
2039 il4965_free_dma_ptr(il, &il->scd_bc_tbls);
2040 error_bc_tbls:
2041 return ret;
2042 }
2043
2044 void
2045 il4965_txq_ctx_reset(struct il_priv *il)
2046 {
2047 int txq_id;
2048 unsigned long flags;
2049
2050 spin_lock_irqsave(&il->lock, flags);
2051
2052 /* Turn off all Tx DMA fifos */
2053 il4965_txq_set_sched(il, 0);
2054 /* Tell NIC where to find the "keep warm" buffer */
2055 il_wr(il, FH49_KW_MEM_ADDR_REG, il->kw.dma >> 4);
2056
2057 spin_unlock_irqrestore(&il->lock, flags);
2058
2059 /* Alloc and init all Tx queues, including the command queue (#4) */
2060 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++)
2061 il_tx_queue_reset(il, txq_id);
2062 }
2063
2064 static void
2065 il4965_txq_ctx_unmap(struct il_priv *il)
2066 {
2067 int txq_id;
2068
2069 if (!il->txq)
2070 return;
2071
2072 /* Unmap DMA from host system and free skb's */
2073 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++)
2074 if (txq_id == il->cmd_queue)
2075 il_cmd_queue_unmap(il);
2076 else
2077 il_tx_queue_unmap(il, txq_id);
2078 }
2079
2080 /**
2081 * il4965_txq_ctx_stop - Stop all Tx DMA channels
2082 */
2083 void
2084 il4965_txq_ctx_stop(struct il_priv *il)
2085 {
2086 int ch, ret;
2087
2088 _il_wr_prph(il, IL49_SCD_TXFACT, 0);
2089
2090 /* Stop each Tx DMA channel, and wait for it to be idle */
2091 for (ch = 0; ch < il->hw_params.dma_chnl_num; ch++) {
2092 _il_wr(il, FH49_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0);
2093 ret =
2094 _il_poll_bit(il, FH49_TSSR_TX_STATUS_REG,
2095 FH49_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch),
2096 FH49_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch),
2097 1000);
2098 if (ret < 0)
2099 IL_ERR("Timeout stopping DMA channel %d [0x%08x]",
2100 ch, _il_rd(il, FH49_TSSR_TX_STATUS_REG));
2101 }
2102 }
2103
2104 /*
2105 * Find first available (lowest unused) Tx Queue, mark it "active".
2106 * Called only when finding queue for aggregation.
2107 * Should never return anything < 7, because they should already
2108 * be in use as EDCA AC (0-3), Command (4), reserved (5, 6)
2109 */
2110 static int
2111 il4965_txq_ctx_activate_free(struct il_priv *il)
2112 {
2113 int txq_id;
2114
2115 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++)
2116 if (!test_and_set_bit(txq_id, &il->txq_ctx_active_msk))
2117 return txq_id;
2118 return -1;
2119 }
2120
2121 /**
2122 * il4965_tx_queue_stop_scheduler - Stop queue, but keep configuration
2123 */
2124 static void
2125 il4965_tx_queue_stop_scheduler(struct il_priv *il, u16 txq_id)
2126 {
2127 /* Simply stop the queue, but don't change any configuration;
2128 * the SCD_ACT_EN bit is the write-enable mask for the ACTIVE bit. */
2129 il_wr_prph(il, IL49_SCD_QUEUE_STATUS_BITS(txq_id),
2130 (0 << IL49_SCD_QUEUE_STTS_REG_POS_ACTIVE) |
2131 (1 << IL49_SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN));
2132 }
2133
2134 /**
2135 * il4965_tx_queue_set_q2ratid - Map unique receiver/tid combination to a queue
2136 */
2137 static int
2138 il4965_tx_queue_set_q2ratid(struct il_priv *il, u16 ra_tid, u16 txq_id)
2139 {
2140 u32 tbl_dw_addr;
2141 u32 tbl_dw;
2142 u16 scd_q2ratid;
2143
2144 scd_q2ratid = ra_tid & IL_SCD_QUEUE_RA_TID_MAP_RATID_MSK;
2145
2146 tbl_dw_addr =
2147 il->scd_base_addr + IL49_SCD_TRANSLATE_TBL_OFFSET_QUEUE(txq_id);
2148
2149 tbl_dw = il_read_targ_mem(il, tbl_dw_addr);
2150
2151 if (txq_id & 0x1)
2152 tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF);
2153 else
2154 tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000);
2155
2156 il_write_targ_mem(il, tbl_dw_addr, tbl_dw);
2157
2158 return 0;
2159 }
2160
2161 /**
2162 * il4965_tx_queue_agg_enable - Set up & enable aggregation for selected queue
2163 *
2164 * NOTE: txq_id must be greater than IL49_FIRST_AMPDU_QUEUE,
2165 * i.e. it must be one of the higher queues used for aggregation
2166 */
2167 static int
2168 il4965_txq_agg_enable(struct il_priv *il, int txq_id, int tx_fifo, int sta_id,
2169 int tid, u16 ssn_idx)
2170 {
2171 unsigned long flags;
2172 u16 ra_tid;
2173 int ret;
2174
2175 if ((IL49_FIRST_AMPDU_QUEUE > txq_id) ||
2176 (IL49_FIRST_AMPDU_QUEUE +
2177 il->cfg->num_of_ampdu_queues <= txq_id)) {
2178 IL_WARN("queue number out of range: %d, must be %d to %d\n",
2179 txq_id, IL49_FIRST_AMPDU_QUEUE,
2180 IL49_FIRST_AMPDU_QUEUE +
2181 il->cfg->num_of_ampdu_queues - 1);
2182 return -EINVAL;
2183 }
2184
2185 ra_tid = BUILD_RAxTID(sta_id, tid);
2186
2187 /* Modify device's station table to Tx this TID */
2188 ret = il4965_sta_tx_modify_enable_tid(il, sta_id, tid);
2189 if (ret)
2190 return ret;
2191
2192 spin_lock_irqsave(&il->lock, flags);
2193
2194 /* Stop this Tx queue before configuring it */
2195 il4965_tx_queue_stop_scheduler(il, txq_id);
2196
2197 /* Map receiver-address / traffic-ID to this queue */
2198 il4965_tx_queue_set_q2ratid(il, ra_tid, txq_id);
2199
2200 /* Set this queue as a chain-building queue */
2201 il_set_bits_prph(il, IL49_SCD_QUEUECHAIN_SEL, (1 << txq_id));
2202
2203 /* Place first TFD at idx corresponding to start sequence number.
2204 * Assumes that ssn_idx is valid (!= 0xFFF) */
2205 il->txq[txq_id].q.read_ptr = (ssn_idx & 0xff);
2206 il->txq[txq_id].q.write_ptr = (ssn_idx & 0xff);
2207 il4965_set_wr_ptrs(il, txq_id, ssn_idx);
2208
2209 /* Set up Tx win size and frame limit for this queue */
2210 il_write_targ_mem(il,
2211 il->scd_base_addr +
2212 IL49_SCD_CONTEXT_QUEUE_OFFSET(txq_id),
2213 (SCD_WIN_SIZE << IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_POS)
2214 & IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK);
2215
2216 il_write_targ_mem(il,
2217 il->scd_base_addr +
2218 IL49_SCD_CONTEXT_QUEUE_OFFSET(txq_id) + sizeof(u32),
2219 (SCD_FRAME_LIMIT <<
2220 IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) &
2221 IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK);
2222
2223 il_set_bits_prph(il, IL49_SCD_INTERRUPT_MASK, (1 << txq_id));
2224
2225 /* Set up Status area in SRAM, map to Tx DMA/FIFO, activate the queue */
2226 il4965_tx_queue_set_status(il, &il->txq[txq_id], tx_fifo, 1);
2227
2228 spin_unlock_irqrestore(&il->lock, flags);
2229
2230 return 0;
2231 }
2232
2233 int
2234 il4965_tx_agg_start(struct il_priv *il, struct ieee80211_vif *vif,
2235 struct ieee80211_sta *sta, u16 tid, u16 * ssn)
2236 {
2237 int sta_id;
2238 int tx_fifo;
2239 int txq_id;
2240 int ret;
2241 unsigned long flags;
2242 struct il_tid_data *tid_data;
2243
2244 /* FIXME: warning if tx fifo not found ? */
2245 tx_fifo = il4965_get_fifo_from_tid(tid);
2246 if (unlikely(tx_fifo < 0))
2247 return tx_fifo;
2248
2249 D_HT("%s on ra = %pM tid = %d\n", __func__, sta->addr, tid);
2250
2251 sta_id = il_sta_id(sta);
2252 if (sta_id == IL_INVALID_STATION) {
2253 IL_ERR("Start AGG on invalid station\n");
2254 return -ENXIO;
2255 }
2256 if (unlikely(tid >= MAX_TID_COUNT))
2257 return -EINVAL;
2258
2259 if (il->stations[sta_id].tid[tid].agg.state != IL_AGG_OFF) {
2260 IL_ERR("Start AGG when state is not IL_AGG_OFF !\n");
2261 return -ENXIO;
2262 }
2263
2264 txq_id = il4965_txq_ctx_activate_free(il);
2265 if (txq_id == -1) {
2266 IL_ERR("No free aggregation queue available\n");
2267 return -ENXIO;
2268 }
2269
2270 spin_lock_irqsave(&il->sta_lock, flags);
2271 tid_data = &il->stations[sta_id].tid[tid];
2272 *ssn = IEEE80211_SEQ_TO_SN(tid_data->seq_number);
2273 tid_data->agg.txq_id = txq_id;
2274 il_set_swq_id(&il->txq[txq_id], il4965_get_ac_from_tid(tid), txq_id);
2275 spin_unlock_irqrestore(&il->sta_lock, flags);
2276
2277 ret = il4965_txq_agg_enable(il, txq_id, tx_fifo, sta_id, tid, *ssn);
2278 if (ret)
2279 return ret;
2280
2281 spin_lock_irqsave(&il->sta_lock, flags);
2282 tid_data = &il->stations[sta_id].tid[tid];
2283 if (tid_data->tfds_in_queue == 0) {
2284 D_HT("HW queue is empty\n");
2285 tid_data->agg.state = IL_AGG_ON;
2286 ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
2287 } else {
2288 D_HT("HW queue is NOT empty: %d packets in HW queue\n",
2289 tid_data->tfds_in_queue);
2290 tid_data->agg.state = IL_EMPTYING_HW_QUEUE_ADDBA;
2291 }
2292 spin_unlock_irqrestore(&il->sta_lock, flags);
2293 return ret;
2294 }
2295
2296 /**
2297 * txq_id must be greater than IL49_FIRST_AMPDU_QUEUE
2298 * il->lock must be held by the caller
2299 */
2300 static int
2301 il4965_txq_agg_disable(struct il_priv *il, u16 txq_id, u16 ssn_idx, u8 tx_fifo)
2302 {
2303 if ((IL49_FIRST_AMPDU_QUEUE > txq_id) ||
2304 (IL49_FIRST_AMPDU_QUEUE +
2305 il->cfg->num_of_ampdu_queues <= txq_id)) {
2306 IL_WARN("queue number out of range: %d, must be %d to %d\n",
2307 txq_id, IL49_FIRST_AMPDU_QUEUE,
2308 IL49_FIRST_AMPDU_QUEUE +
2309 il->cfg->num_of_ampdu_queues - 1);
2310 return -EINVAL;
2311 }
2312
2313 il4965_tx_queue_stop_scheduler(il, txq_id);
2314
2315 il_clear_bits_prph(il, IL49_SCD_QUEUECHAIN_SEL, (1 << txq_id));
2316
2317 il->txq[txq_id].q.read_ptr = (ssn_idx & 0xff);
2318 il->txq[txq_id].q.write_ptr = (ssn_idx & 0xff);
2319 /* supposes that ssn_idx is valid (!= 0xFFF) */
2320 il4965_set_wr_ptrs(il, txq_id, ssn_idx);
2321
2322 il_clear_bits_prph(il, IL49_SCD_INTERRUPT_MASK, (1 << txq_id));
2323 il_txq_ctx_deactivate(il, txq_id);
2324 il4965_tx_queue_set_status(il, &il->txq[txq_id], tx_fifo, 0);
2325
2326 return 0;
2327 }
2328
2329 int
2330 il4965_tx_agg_stop(struct il_priv *il, struct ieee80211_vif *vif,
2331 struct ieee80211_sta *sta, u16 tid)
2332 {
2333 int tx_fifo_id, txq_id, sta_id, ssn;
2334 struct il_tid_data *tid_data;
2335 int write_ptr, read_ptr;
2336 unsigned long flags;
2337
2338 /* FIXME: warning if tx_fifo_id not found ? */
2339 tx_fifo_id = il4965_get_fifo_from_tid(tid);
2340 if (unlikely(tx_fifo_id < 0))
2341 return tx_fifo_id;
2342
2343 sta_id = il_sta_id(sta);
2344
2345 if (sta_id == IL_INVALID_STATION) {
2346 IL_ERR("Invalid station for AGG tid %d\n", tid);
2347 return -ENXIO;
2348 }
2349
2350 spin_lock_irqsave(&il->sta_lock, flags);
2351
2352 tid_data = &il->stations[sta_id].tid[tid];
2353 ssn = (tid_data->seq_number & IEEE80211_SCTL_SEQ) >> 4;
2354 txq_id = tid_data->agg.txq_id;
2355
2356 switch (il->stations[sta_id].tid[tid].agg.state) {
2357 case IL_EMPTYING_HW_QUEUE_ADDBA:
2358 /*
2359 * This can happen if the peer stops aggregation
2360 * again before we've had a chance to drain the
2361 * queue we selected previously, i.e. before the
2362 * session was really started completely.
2363 */
2364 D_HT("AGG stop before setup done\n");
2365 goto turn_off;
2366 case IL_AGG_ON:
2367 break;
2368 default:
2369 IL_WARN("Stopping AGG while state not ON or starting\n");
2370 }
2371
2372 write_ptr = il->txq[txq_id].q.write_ptr;
2373 read_ptr = il->txq[txq_id].q.read_ptr;
2374
2375 /* The queue is not empty */
2376 if (write_ptr != read_ptr) {
2377 D_HT("Stopping a non empty AGG HW QUEUE\n");
2378 il->stations[sta_id].tid[tid].agg.state =
2379 IL_EMPTYING_HW_QUEUE_DELBA;
2380 spin_unlock_irqrestore(&il->sta_lock, flags);
2381 return 0;
2382 }
2383
2384 D_HT("HW queue is empty\n");
2385 turn_off:
2386 il->stations[sta_id].tid[tid].agg.state = IL_AGG_OFF;
2387
2388 /* do not restore/save irqs */
2389 spin_unlock(&il->sta_lock);
2390 spin_lock(&il->lock);
2391
2392 /*
2393 * the only reason this call can fail is queue number out of range,
2394 * which can happen if uCode is reloaded and all the station
2395 * information are lost. if it is outside the range, there is no need
2396 * to deactivate the uCode queue, just return "success" to allow
2397 * mac80211 to clean up it own data.
2398 */
2399 il4965_txq_agg_disable(il, txq_id, ssn, tx_fifo_id);
2400 spin_unlock_irqrestore(&il->lock, flags);
2401
2402 ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
2403
2404 return 0;
2405 }
2406
2407 int
2408 il4965_txq_check_empty(struct il_priv *il, int sta_id, u8 tid, int txq_id)
2409 {
2410 struct il_queue *q = &il->txq[txq_id].q;
2411 u8 *addr = il->stations[sta_id].sta.sta.addr;
2412 struct il_tid_data *tid_data = &il->stations[sta_id].tid[tid];
2413
2414 lockdep_assert_held(&il->sta_lock);
2415
2416 switch (il->stations[sta_id].tid[tid].agg.state) {
2417 case IL_EMPTYING_HW_QUEUE_DELBA:
2418 /* We are reclaiming the last packet of the */
2419 /* aggregated HW queue */
2420 if (txq_id == tid_data->agg.txq_id &&
2421 q->read_ptr == q->write_ptr) {
2422 u16 ssn = IEEE80211_SEQ_TO_SN(tid_data->seq_number);
2423 int tx_fifo = il4965_get_fifo_from_tid(tid);
2424 D_HT("HW queue empty: continue DELBA flow\n");
2425 il4965_txq_agg_disable(il, txq_id, ssn, tx_fifo);
2426 tid_data->agg.state = IL_AGG_OFF;
2427 ieee80211_stop_tx_ba_cb_irqsafe(il->vif, addr, tid);
2428 }
2429 break;
2430 case IL_EMPTYING_HW_QUEUE_ADDBA:
2431 /* We are reclaiming the last packet of the queue */
2432 if (tid_data->tfds_in_queue == 0) {
2433 D_HT("HW queue empty: continue ADDBA flow\n");
2434 tid_data->agg.state = IL_AGG_ON;
2435 ieee80211_start_tx_ba_cb_irqsafe(il->vif, addr, tid);
2436 }
2437 break;
2438 }
2439
2440 return 0;
2441 }
2442
2443 static void
2444 il4965_non_agg_tx_status(struct il_priv *il, const u8 *addr1)
2445 {
2446 struct ieee80211_sta *sta;
2447 struct il_station_priv *sta_priv;
2448
2449 rcu_read_lock();
2450 sta = ieee80211_find_sta(il->vif, addr1);
2451 if (sta) {
2452 sta_priv = (void *)sta->drv_priv;
2453 /* avoid atomic ops if this isn't a client */
2454 if (sta_priv->client &&
2455 atomic_dec_return(&sta_priv->pending_frames) == 0)
2456 ieee80211_sta_block_awake(il->hw, sta, false);
2457 }
2458 rcu_read_unlock();
2459 }
2460
2461 static void
2462 il4965_tx_status(struct il_priv *il, struct sk_buff *skb, bool is_agg)
2463 {
2464 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
2465
2466 if (!is_agg)
2467 il4965_non_agg_tx_status(il, hdr->addr1);
2468
2469 ieee80211_tx_status_irqsafe(il->hw, skb);
2470 }
2471
2472 int
2473 il4965_tx_queue_reclaim(struct il_priv *il, int txq_id, int idx)
2474 {
2475 struct il_tx_queue *txq = &il->txq[txq_id];
2476 struct il_queue *q = &txq->q;
2477 int nfreed = 0;
2478 struct ieee80211_hdr *hdr;
2479 struct sk_buff *skb;
2480
2481 if (idx >= q->n_bd || il_queue_used(q, idx) == 0) {
2482 IL_ERR("Read idx for DMA queue txq id (%d), idx %d, "
2483 "is out of range [0-%d] %d %d.\n", txq_id, idx, q->n_bd,
2484 q->write_ptr, q->read_ptr);
2485 return 0;
2486 }
2487
2488 for (idx = il_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx;
2489 q->read_ptr = il_queue_inc_wrap(q->read_ptr, q->n_bd)) {
2490
2491 skb = txq->skbs[txq->q.read_ptr];
2492
2493 if (WARN_ON_ONCE(skb == NULL))
2494 continue;
2495
2496 hdr = (struct ieee80211_hdr *) skb->data;
2497 if (ieee80211_is_data_qos(hdr->frame_control))
2498 nfreed++;
2499
2500 il4965_tx_status(il, skb, txq_id >= IL4965_FIRST_AMPDU_QUEUE);
2501
2502 txq->skbs[txq->q.read_ptr] = NULL;
2503 il->ops->txq_free_tfd(il, txq);
2504 }
2505 return nfreed;
2506 }
2507
2508 /**
2509 * il4965_tx_status_reply_compressed_ba - Update tx status from block-ack
2510 *
2511 * Go through block-ack's bitmap of ACK'd frames, update driver's record of
2512 * ACK vs. not. This gets sent to mac80211, then to rate scaling algo.
2513 */
2514 static int
2515 il4965_tx_status_reply_compressed_ba(struct il_priv *il, struct il_ht_agg *agg,
2516 struct il_compressed_ba_resp *ba_resp)
2517 {
2518 int i, sh, ack;
2519 u16 seq_ctl = le16_to_cpu(ba_resp->seq_ctl);
2520 u16 scd_flow = le16_to_cpu(ba_resp->scd_flow);
2521 int successes = 0;
2522 struct ieee80211_tx_info *info;
2523 u64 bitmap, sent_bitmap;
2524
2525 if (unlikely(!agg->wait_for_ba)) {
2526 if (unlikely(ba_resp->bitmap))
2527 IL_ERR("Received BA when not expected\n");
2528 return -EINVAL;
2529 }
2530
2531 /* Mark that the expected block-ack response arrived */
2532 agg->wait_for_ba = 0;
2533 D_TX_REPLY("BA %d %d\n", agg->start_idx, ba_resp->seq_ctl);
2534
2535 /* Calculate shift to align block-ack bits with our Tx win bits */
2536 sh = agg->start_idx - SEQ_TO_IDX(seq_ctl >> 4);
2537 if (sh < 0) /* tbw something is wrong with indices */
2538 sh += 0x100;
2539
2540 if (agg->frame_count > (64 - sh)) {
2541 D_TX_REPLY("more frames than bitmap size");
2542 return -1;
2543 }
2544
2545 /* don't use 64-bit values for now */
2546 bitmap = le64_to_cpu(ba_resp->bitmap) >> sh;
2547
2548 /* check for success or failure according to the
2549 * transmitted bitmap and block-ack bitmap */
2550 sent_bitmap = bitmap & agg->bitmap;
2551
2552 /* For each frame attempted in aggregation,
2553 * update driver's record of tx frame's status. */
2554 i = 0;
2555 while (sent_bitmap) {
2556 ack = sent_bitmap & 1ULL;
2557 successes += ack;
2558 D_TX_REPLY("%s ON i=%d idx=%d raw=%d\n", ack ? "ACK" : "NACK",
2559 i, (agg->start_idx + i) & 0xff, agg->start_idx + i);
2560 sent_bitmap >>= 1;
2561 ++i;
2562 }
2563
2564 D_TX_REPLY("Bitmap %llx\n", (unsigned long long)bitmap);
2565
2566 info = IEEE80211_SKB_CB(il->txq[scd_flow].skbs[agg->start_idx]);
2567 memset(&info->status, 0, sizeof(info->status));
2568 info->flags |= IEEE80211_TX_STAT_ACK;
2569 info->flags |= IEEE80211_TX_STAT_AMPDU;
2570 info->status.ampdu_ack_len = successes;
2571 info->status.ampdu_len = agg->frame_count;
2572 il4965_hwrate_to_tx_control(il, agg->rate_n_flags, info);
2573
2574 return 0;
2575 }
2576
2577 static inline bool
2578 il4965_is_tx_success(u32 status)
2579 {
2580 status &= TX_STATUS_MSK;
2581 return (status == TX_STATUS_SUCCESS || status == TX_STATUS_DIRECT_DONE);
2582 }
2583
2584 static u8
2585 il4965_find_station(struct il_priv *il, const u8 *addr)
2586 {
2587 int i;
2588 int start = 0;
2589 int ret = IL_INVALID_STATION;
2590 unsigned long flags;
2591
2592 if (il->iw_mode == NL80211_IFTYPE_ADHOC)
2593 start = IL_STA_ID;
2594
2595 if (is_broadcast_ether_addr(addr))
2596 return il->hw_params.bcast_id;
2597
2598 spin_lock_irqsave(&il->sta_lock, flags);
2599 for (i = start; i < il->hw_params.max_stations; i++)
2600 if (il->stations[i].used &&
2601 ether_addr_equal(il->stations[i].sta.sta.addr, addr)) {
2602 ret = i;
2603 goto out;
2604 }
2605
2606 D_ASSOC("can not find STA %pM total %d\n", addr, il->num_stations);
2607
2608 out:
2609 /*
2610 * It may be possible that more commands interacting with stations
2611 * arrive before we completed processing the adding of
2612 * station
2613 */
2614 if (ret != IL_INVALID_STATION &&
2615 (!(il->stations[ret].used & IL_STA_UCODE_ACTIVE) ||
2616 ((il->stations[ret].used & IL_STA_UCODE_ACTIVE) &&
2617 (il->stations[ret].used & IL_STA_UCODE_INPROGRESS)))) {
2618 IL_ERR("Requested station info for sta %d before ready.\n",
2619 ret);
2620 ret = IL_INVALID_STATION;
2621 }
2622 spin_unlock_irqrestore(&il->sta_lock, flags);
2623 return ret;
2624 }
2625
2626 static int
2627 il4965_get_ra_sta_id(struct il_priv *il, struct ieee80211_hdr *hdr)
2628 {
2629 if (il->iw_mode == NL80211_IFTYPE_STATION)
2630 return IL_AP_ID;
2631 else {
2632 u8 *da = ieee80211_get_DA(hdr);
2633
2634 return il4965_find_station(il, da);
2635 }
2636 }
2637
2638 static inline u32
2639 il4965_get_scd_ssn(struct il4965_tx_resp *tx_resp)
2640 {
2641 return le32_to_cpup(&tx_resp->u.status +
2642 tx_resp->frame_count) & IEEE80211_MAX_SN;
2643 }
2644
2645 static inline u32
2646 il4965_tx_status_to_mac80211(u32 status)
2647 {
2648 status &= TX_STATUS_MSK;
2649
2650 switch (status) {
2651 case TX_STATUS_SUCCESS:
2652 case TX_STATUS_DIRECT_DONE:
2653 return IEEE80211_TX_STAT_ACK;
2654 case TX_STATUS_FAIL_DEST_PS:
2655 return IEEE80211_TX_STAT_TX_FILTERED;
2656 default:
2657 return 0;
2658 }
2659 }
2660
2661 /**
2662 * il4965_tx_status_reply_tx - Handle Tx response for frames in aggregation queue
2663 */
2664 static int
2665 il4965_tx_status_reply_tx(struct il_priv *il, struct il_ht_agg *agg,
2666 struct il4965_tx_resp *tx_resp, int txq_id,
2667 u16 start_idx)
2668 {
2669 u16 status;
2670 struct agg_tx_status *frame_status = tx_resp->u.agg_status;
2671 struct ieee80211_tx_info *info = NULL;
2672 struct ieee80211_hdr *hdr = NULL;
2673 u32 rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
2674 int i, sh, idx;
2675 u16 seq;
2676 if (agg->wait_for_ba)
2677 D_TX_REPLY("got tx response w/o block-ack\n");
2678
2679 agg->frame_count = tx_resp->frame_count;
2680 agg->start_idx = start_idx;
2681 agg->rate_n_flags = rate_n_flags;
2682 agg->bitmap = 0;
2683
2684 /* num frames attempted by Tx command */
2685 if (agg->frame_count == 1) {
2686 /* Only one frame was attempted; no block-ack will arrive */
2687 status = le16_to_cpu(frame_status[0].status);
2688 idx = start_idx;
2689
2690 D_TX_REPLY("FrameCnt = %d, StartIdx=%d idx=%d\n",
2691 agg->frame_count, agg->start_idx, idx);
2692
2693 info = IEEE80211_SKB_CB(il->txq[txq_id].skbs[idx]);
2694 info->status.rates[0].count = tx_resp->failure_frame + 1;
2695 info->flags &= ~IEEE80211_TX_CTL_AMPDU;
2696 info->flags |= il4965_tx_status_to_mac80211(status);
2697 il4965_hwrate_to_tx_control(il, rate_n_flags, info);
2698
2699 D_TX_REPLY("1 Frame 0x%x failure :%d\n", status & 0xff,
2700 tx_resp->failure_frame);
2701 D_TX_REPLY("Rate Info rate_n_flags=%x\n", rate_n_flags);
2702
2703 agg->wait_for_ba = 0;
2704 } else {
2705 /* Two or more frames were attempted; expect block-ack */
2706 u64 bitmap = 0;
2707 int start = agg->start_idx;
2708 struct sk_buff *skb;
2709
2710 /* Construct bit-map of pending frames within Tx win */
2711 for (i = 0; i < agg->frame_count; i++) {
2712 u16 sc;
2713 status = le16_to_cpu(frame_status[i].status);
2714 seq = le16_to_cpu(frame_status[i].sequence);
2715 idx = SEQ_TO_IDX(seq);
2716 txq_id = SEQ_TO_QUEUE(seq);
2717
2718 if (status &
2719 (AGG_TX_STATE_FEW_BYTES_MSK |
2720 AGG_TX_STATE_ABORT_MSK))
2721 continue;
2722
2723 D_TX_REPLY("FrameCnt = %d, txq_id=%d idx=%d\n",
2724 agg->frame_count, txq_id, idx);
2725
2726 skb = il->txq[txq_id].skbs[idx];
2727 if (WARN_ON_ONCE(skb == NULL))
2728 return -1;
2729 hdr = (struct ieee80211_hdr *) skb->data;
2730
2731 sc = le16_to_cpu(hdr->seq_ctrl);
2732 if (idx != (IEEE80211_SEQ_TO_SN(sc) & 0xff)) {
2733 IL_ERR("BUG_ON idx doesn't match seq control"
2734 " idx=%d, seq_idx=%d, seq=%d\n", idx,
2735 IEEE80211_SEQ_TO_SN(sc), hdr->seq_ctrl);
2736 return -1;
2737 }
2738
2739 D_TX_REPLY("AGG Frame i=%d idx %d seq=%d\n", i, idx,
2740 IEEE80211_SEQ_TO_SN(sc));
2741
2742 sh = idx - start;
2743 if (sh > 64) {
2744 sh = (start - idx) + 0xff;
2745 bitmap = bitmap << sh;
2746 sh = 0;
2747 start = idx;
2748 } else if (sh < -64)
2749 sh = 0xff - (start - idx);
2750 else if (sh < 0) {
2751 sh = start - idx;
2752 start = idx;
2753 bitmap = bitmap << sh;
2754 sh = 0;
2755 }
2756 bitmap |= 1ULL << sh;
2757 D_TX_REPLY("start=%d bitmap=0x%llx\n", start,
2758 (unsigned long long)bitmap);
2759 }
2760
2761 agg->bitmap = bitmap;
2762 agg->start_idx = start;
2763 D_TX_REPLY("Frames %d start_idx=%d bitmap=0x%llx\n",
2764 agg->frame_count, agg->start_idx,
2765 (unsigned long long)agg->bitmap);
2766
2767 if (bitmap)
2768 agg->wait_for_ba = 1;
2769 }
2770 return 0;
2771 }
2772
2773 /**
2774 * il4965_hdl_tx - Handle standard (non-aggregation) Tx response
2775 */
2776 static void
2777 il4965_hdl_tx(struct il_priv *il, struct il_rx_buf *rxb)
2778 {
2779 struct il_rx_pkt *pkt = rxb_addr(rxb);
2780 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
2781 int txq_id = SEQ_TO_QUEUE(sequence);
2782 int idx = SEQ_TO_IDX(sequence);
2783 struct il_tx_queue *txq = &il->txq[txq_id];
2784 struct sk_buff *skb;
2785 struct ieee80211_hdr *hdr;
2786 struct ieee80211_tx_info *info;
2787 struct il4965_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
2788 u32 status = le32_to_cpu(tx_resp->u.status);
2789 int uninitialized_var(tid);
2790 int sta_id;
2791 int freed;
2792 u8 *qc = NULL;
2793 unsigned long flags;
2794
2795 if (idx >= txq->q.n_bd || il_queue_used(&txq->q, idx) == 0) {
2796 IL_ERR("Read idx for DMA queue txq_id (%d) idx %d "
2797 "is out of range [0-%d] %d %d\n", txq_id, idx,
2798 txq->q.n_bd, txq->q.write_ptr, txq->q.read_ptr);
2799 return;
2800 }
2801
2802 txq->time_stamp = jiffies;
2803
2804 skb = txq->skbs[txq->q.read_ptr];
2805 info = IEEE80211_SKB_CB(skb);
2806 memset(&info->status, 0, sizeof(info->status));
2807
2808 hdr = (struct ieee80211_hdr *) skb->data;
2809 if (ieee80211_is_data_qos(hdr->frame_control)) {
2810 qc = ieee80211_get_qos_ctl(hdr);
2811 tid = qc[0] & 0xf;
2812 }
2813
2814 sta_id = il4965_get_ra_sta_id(il, hdr);
2815 if (txq->sched_retry && unlikely(sta_id == IL_INVALID_STATION)) {
2816 IL_ERR("Station not known\n");
2817 return;
2818 }
2819
2820 /*
2821 * Firmware will not transmit frame on passive channel, if it not yet
2822 * received some valid frame on that channel. When this error happen
2823 * we have to wait until firmware will unblock itself i.e. when we
2824 * note received beacon or other frame. We unblock queues in
2825 * il4965_pass_packet_to_mac80211 or in il_mac_bss_info_changed.
2826 */
2827 if (unlikely((status & TX_STATUS_MSK) == TX_STATUS_FAIL_PASSIVE_NO_RX) &&
2828 il->iw_mode == NL80211_IFTYPE_STATION) {
2829 il_stop_queues_by_reason(il, IL_STOP_REASON_PASSIVE);
2830 D_INFO("Stopped queues - RX waiting on passive channel\n");
2831 }
2832
2833 spin_lock_irqsave(&il->sta_lock, flags);
2834 if (txq->sched_retry) {
2835 const u32 scd_ssn = il4965_get_scd_ssn(tx_resp);
2836 struct il_ht_agg *agg = NULL;
2837 WARN_ON(!qc);
2838
2839 agg = &il->stations[sta_id].tid[tid].agg;
2840
2841 il4965_tx_status_reply_tx(il, agg, tx_resp, txq_id, idx);
2842
2843 /* check if BAR is needed */
2844 if (tx_resp->frame_count == 1 &&
2845 !il4965_is_tx_success(status))
2846 info->flags |= IEEE80211_TX_STAT_AMPDU_NO_BACK;
2847
2848 if (txq->q.read_ptr != (scd_ssn & 0xff)) {
2849 idx = il_queue_dec_wrap(scd_ssn & 0xff, txq->q.n_bd);
2850 D_TX_REPLY("Retry scheduler reclaim scd_ssn "
2851 "%d idx %d\n", scd_ssn, idx);
2852 freed = il4965_tx_queue_reclaim(il, txq_id, idx);
2853 if (qc)
2854 il4965_free_tfds_in_queue(il, sta_id, tid,
2855 freed);
2856
2857 if (il->mac80211_registered &&
2858 il_queue_space(&txq->q) > txq->q.low_mark &&
2859 agg->state != IL_EMPTYING_HW_QUEUE_DELBA)
2860 il_wake_queue(il, txq);
2861 }
2862 } else {
2863 info->status.rates[0].count = tx_resp->failure_frame + 1;
2864 info->flags |= il4965_tx_status_to_mac80211(status);
2865 il4965_hwrate_to_tx_control(il,
2866 le32_to_cpu(tx_resp->rate_n_flags),
2867 info);
2868
2869 D_TX_REPLY("TXQ %d status %s (0x%08x) "
2870 "rate_n_flags 0x%x retries %d\n", txq_id,
2871 il4965_get_tx_fail_reason(status), status,
2872 le32_to_cpu(tx_resp->rate_n_flags),
2873 tx_resp->failure_frame);
2874
2875 freed = il4965_tx_queue_reclaim(il, txq_id, idx);
2876 if (qc && likely(sta_id != IL_INVALID_STATION))
2877 il4965_free_tfds_in_queue(il, sta_id, tid, freed);
2878 else if (sta_id == IL_INVALID_STATION)
2879 D_TX_REPLY("Station not known\n");
2880
2881 if (il->mac80211_registered &&
2882 il_queue_space(&txq->q) > txq->q.low_mark)
2883 il_wake_queue(il, txq);
2884 }
2885 if (qc && likely(sta_id != IL_INVALID_STATION))
2886 il4965_txq_check_empty(il, sta_id, tid, txq_id);
2887
2888 il4965_check_abort_status(il, tx_resp->frame_count, status);
2889
2890 spin_unlock_irqrestore(&il->sta_lock, flags);
2891 }
2892
2893 /**
2894 * translate ucode response to mac80211 tx status control values
2895 */
2896 void
2897 il4965_hwrate_to_tx_control(struct il_priv *il, u32 rate_n_flags,
2898 struct ieee80211_tx_info *info)
2899 {
2900 struct ieee80211_tx_rate *r = &info->status.rates[0];
2901
2902 info->status.antenna =
2903 ((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
2904 if (rate_n_flags & RATE_MCS_HT_MSK)
2905 r->flags |= IEEE80211_TX_RC_MCS;
2906 if (rate_n_flags & RATE_MCS_GF_MSK)
2907 r->flags |= IEEE80211_TX_RC_GREEN_FIELD;
2908 if (rate_n_flags & RATE_MCS_HT40_MSK)
2909 r->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
2910 if (rate_n_flags & RATE_MCS_DUP_MSK)
2911 r->flags |= IEEE80211_TX_RC_DUP_DATA;
2912 if (rate_n_flags & RATE_MCS_SGI_MSK)
2913 r->flags |= IEEE80211_TX_RC_SHORT_GI;
2914 r->idx = il4965_hwrate_to_mac80211_idx(rate_n_flags, info->band);
2915 }
2916
2917 /**
2918 * il4965_hdl_compressed_ba - Handler for N_COMPRESSED_BA
2919 *
2920 * Handles block-acknowledge notification from device, which reports success
2921 * of frames sent via aggregation.
2922 */
2923 static void
2924 il4965_hdl_compressed_ba(struct il_priv *il, struct il_rx_buf *rxb)
2925 {
2926 struct il_rx_pkt *pkt = rxb_addr(rxb);
2927 struct il_compressed_ba_resp *ba_resp = &pkt->u.compressed_ba;
2928 struct il_tx_queue *txq = NULL;
2929 struct il_ht_agg *agg;
2930 int idx;
2931 int sta_id;
2932 int tid;
2933 unsigned long flags;
2934
2935 /* "flow" corresponds to Tx queue */
2936 u16 scd_flow = le16_to_cpu(ba_resp->scd_flow);
2937
2938 /* "ssn" is start of block-ack Tx win, corresponds to idx
2939 * (in Tx queue's circular buffer) of first TFD/frame in win */
2940 u16 ba_resp_scd_ssn = le16_to_cpu(ba_resp->scd_ssn);
2941
2942 if (scd_flow >= il->hw_params.max_txq_num) {
2943 IL_ERR("BUG_ON scd_flow is bigger than number of queues\n");
2944 return;
2945 }
2946
2947 txq = &il->txq[scd_flow];
2948 sta_id = ba_resp->sta_id;
2949 tid = ba_resp->tid;
2950 agg = &il->stations[sta_id].tid[tid].agg;
2951 if (unlikely(agg->txq_id != scd_flow)) {
2952 /*
2953 * FIXME: this is a uCode bug which need to be addressed,
2954 * log the information and return for now!
2955 * since it is possible happen very often and in order
2956 * not to fill the syslog, don't enable the logging by default
2957 */
2958 D_TX_REPLY("BA scd_flow %d does not match txq_id %d\n",
2959 scd_flow, agg->txq_id);
2960 return;
2961 }
2962
2963 /* Find idx just before block-ack win */
2964 idx = il_queue_dec_wrap(ba_resp_scd_ssn & 0xff, txq->q.n_bd);
2965
2966 spin_lock_irqsave(&il->sta_lock, flags);
2967
2968 D_TX_REPLY("N_COMPRESSED_BA [%d] Received from %pM, " "sta_id = %d\n",
2969 agg->wait_for_ba, (u8 *) &ba_resp->sta_addr_lo32,
2970 ba_resp->sta_id);
2971 D_TX_REPLY("TID = %d, SeqCtl = %d, bitmap = 0x%llx," "scd_flow = "
2972 "%d, scd_ssn = %d\n", ba_resp->tid, ba_resp->seq_ctl,
2973 (unsigned long long)le64_to_cpu(ba_resp->bitmap),
2974 ba_resp->scd_flow, ba_resp->scd_ssn);
2975 D_TX_REPLY("DAT start_idx = %d, bitmap = 0x%llx\n", agg->start_idx,
2976 (unsigned long long)agg->bitmap);
2977
2978 /* Update driver's record of ACK vs. not for each frame in win */
2979 il4965_tx_status_reply_compressed_ba(il, agg, ba_resp);
2980
2981 /* Release all TFDs before the SSN, i.e. all TFDs in front of
2982 * block-ack win (we assume that they've been successfully
2983 * transmitted ... if not, it's too late anyway). */
2984 if (txq->q.read_ptr != (ba_resp_scd_ssn & 0xff)) {
2985 /* calculate mac80211 ampdu sw queue to wake */
2986 int freed = il4965_tx_queue_reclaim(il, scd_flow, idx);
2987 il4965_free_tfds_in_queue(il, sta_id, tid, freed);
2988
2989 if (il_queue_space(&txq->q) > txq->q.low_mark &&
2990 il->mac80211_registered &&
2991 agg->state != IL_EMPTYING_HW_QUEUE_DELBA)
2992 il_wake_queue(il, txq);
2993
2994 il4965_txq_check_empty(il, sta_id, tid, scd_flow);
2995 }
2996
2997 spin_unlock_irqrestore(&il->sta_lock, flags);
2998 }
2999
3000 #ifdef CONFIG_IWLEGACY_DEBUG
3001 const char *
3002 il4965_get_tx_fail_reason(u32 status)
3003 {
3004 #define TX_STATUS_FAIL(x) case TX_STATUS_FAIL_ ## x: return #x
3005 #define TX_STATUS_POSTPONE(x) case TX_STATUS_POSTPONE_ ## x: return #x
3006
3007 switch (status & TX_STATUS_MSK) {
3008 case TX_STATUS_SUCCESS:
3009 return "SUCCESS";
3010 TX_STATUS_POSTPONE(DELAY);
3011 TX_STATUS_POSTPONE(FEW_BYTES);
3012 TX_STATUS_POSTPONE(QUIET_PERIOD);
3013 TX_STATUS_POSTPONE(CALC_TTAK);
3014 TX_STATUS_FAIL(INTERNAL_CROSSED_RETRY);
3015 TX_STATUS_FAIL(SHORT_LIMIT);
3016 TX_STATUS_FAIL(LONG_LIMIT);
3017 TX_STATUS_FAIL(FIFO_UNDERRUN);
3018 TX_STATUS_FAIL(DRAIN_FLOW);
3019 TX_STATUS_FAIL(RFKILL_FLUSH);
3020 TX_STATUS_FAIL(LIFE_EXPIRE);
3021 TX_STATUS_FAIL(DEST_PS);
3022 TX_STATUS_FAIL(HOST_ABORTED);
3023 TX_STATUS_FAIL(BT_RETRY);
3024 TX_STATUS_FAIL(STA_INVALID);
3025 TX_STATUS_FAIL(FRAG_DROPPED);
3026 TX_STATUS_FAIL(TID_DISABLE);
3027 TX_STATUS_FAIL(FIFO_FLUSHED);
3028 TX_STATUS_FAIL(INSUFFICIENT_CF_POLL);
3029 TX_STATUS_FAIL(PASSIVE_NO_RX);
3030 TX_STATUS_FAIL(NO_BEACON_ON_RADAR);
3031 }
3032
3033 return "UNKNOWN";
3034
3035 #undef TX_STATUS_FAIL
3036 #undef TX_STATUS_POSTPONE
3037 }
3038 #endif /* CONFIG_IWLEGACY_DEBUG */
3039
3040 static struct il_link_quality_cmd *
3041 il4965_sta_alloc_lq(struct il_priv *il, u8 sta_id)
3042 {
3043 int i, r;
3044 struct il_link_quality_cmd *link_cmd;
3045 u32 rate_flags = 0;
3046 __le32 rate_n_flags;
3047
3048 link_cmd = kzalloc(sizeof(struct il_link_quality_cmd), GFP_KERNEL);
3049 if (!link_cmd) {
3050 IL_ERR("Unable to allocate memory for LQ cmd.\n");
3051 return NULL;
3052 }
3053 /* Set up the rate scaling to start at selected rate, fall back
3054 * all the way down to 1M in IEEE order, and then spin on 1M */
3055 if (il->band == IEEE80211_BAND_5GHZ)
3056 r = RATE_6M_IDX;
3057 else
3058 r = RATE_1M_IDX;
3059
3060 if (r >= IL_FIRST_CCK_RATE && r <= IL_LAST_CCK_RATE)
3061 rate_flags |= RATE_MCS_CCK_MSK;
3062
3063 rate_flags |=
3064 il4965_first_antenna(il->hw_params.
3065 valid_tx_ant) << RATE_MCS_ANT_POS;
3066 rate_n_flags = cpu_to_le32(il_rates[r].plcp | rate_flags);
3067 for (i = 0; i < LINK_QUAL_MAX_RETRY_NUM; i++)
3068 link_cmd->rs_table[i].rate_n_flags = rate_n_flags;
3069
3070 link_cmd->general_params.single_stream_ant_msk =
3071 il4965_first_antenna(il->hw_params.valid_tx_ant);
3072
3073 link_cmd->general_params.dual_stream_ant_msk =
3074 il->hw_params.valid_tx_ant & ~il4965_first_antenna(il->hw_params.
3075 valid_tx_ant);
3076 if (!link_cmd->general_params.dual_stream_ant_msk) {
3077 link_cmd->general_params.dual_stream_ant_msk = ANT_AB;
3078 } else if (il4965_num_of_ant(il->hw_params.valid_tx_ant) == 2) {
3079 link_cmd->general_params.dual_stream_ant_msk =
3080 il->hw_params.valid_tx_ant;
3081 }
3082
3083 link_cmd->agg_params.agg_dis_start_th = LINK_QUAL_AGG_DISABLE_START_DEF;
3084 link_cmd->agg_params.agg_time_limit =
3085 cpu_to_le16(LINK_QUAL_AGG_TIME_LIMIT_DEF);
3086
3087 link_cmd->sta_id = sta_id;
3088
3089 return link_cmd;
3090 }
3091
3092 /*
3093 * il4965_add_bssid_station - Add the special IBSS BSSID station
3094 *
3095 * Function sleeps.
3096 */
3097 int
3098 il4965_add_bssid_station(struct il_priv *il, const u8 *addr, u8 *sta_id_r)
3099 {
3100 int ret;
3101 u8 sta_id;
3102 struct il_link_quality_cmd *link_cmd;
3103 unsigned long flags;
3104
3105 if (sta_id_r)
3106 *sta_id_r = IL_INVALID_STATION;
3107
3108 ret = il_add_station_common(il, addr, 0, NULL, &sta_id);
3109 if (ret) {
3110 IL_ERR("Unable to add station %pM\n", addr);
3111 return ret;
3112 }
3113
3114 if (sta_id_r)
3115 *sta_id_r = sta_id;
3116
3117 spin_lock_irqsave(&il->sta_lock, flags);
3118 il->stations[sta_id].used |= IL_STA_LOCAL;
3119 spin_unlock_irqrestore(&il->sta_lock, flags);
3120
3121 /* Set up default rate scaling table in device's station table */
3122 link_cmd = il4965_sta_alloc_lq(il, sta_id);
3123 if (!link_cmd) {
3124 IL_ERR("Unable to initialize rate scaling for station %pM.\n",
3125 addr);
3126 return -ENOMEM;
3127 }
3128
3129 ret = il_send_lq_cmd(il, link_cmd, CMD_SYNC, true);
3130 if (ret)
3131 IL_ERR("Link quality command failed (%d)\n", ret);
3132
3133 spin_lock_irqsave(&il->sta_lock, flags);
3134 il->stations[sta_id].lq = link_cmd;
3135 spin_unlock_irqrestore(&il->sta_lock, flags);
3136
3137 return 0;
3138 }
3139
3140 static int
3141 il4965_static_wepkey_cmd(struct il_priv *il, bool send_if_empty)
3142 {
3143 int i;
3144 u8 buff[sizeof(struct il_wep_cmd) +
3145 sizeof(struct il_wep_key) * WEP_KEYS_MAX];
3146 struct il_wep_cmd *wep_cmd = (struct il_wep_cmd *)buff;
3147 size_t cmd_size = sizeof(struct il_wep_cmd);
3148 struct il_host_cmd cmd = {
3149 .id = C_WEPKEY,
3150 .data = wep_cmd,
3151 .flags = CMD_SYNC,
3152 };
3153 bool not_empty = false;
3154
3155 might_sleep();
3156
3157 memset(wep_cmd, 0,
3158 cmd_size + (sizeof(struct il_wep_key) * WEP_KEYS_MAX));
3159
3160 for (i = 0; i < WEP_KEYS_MAX; i++) {
3161 u8 key_size = il->_4965.wep_keys[i].key_size;
3162
3163 wep_cmd->key[i].key_idx = i;
3164 if (key_size) {
3165 wep_cmd->key[i].key_offset = i;
3166 not_empty = true;
3167 } else
3168 wep_cmd->key[i].key_offset = WEP_INVALID_OFFSET;
3169
3170 wep_cmd->key[i].key_size = key_size;
3171 memcpy(&wep_cmd->key[i].key[3], il->_4965.wep_keys[i].key, key_size);
3172 }
3173
3174 wep_cmd->global_key_type = WEP_KEY_WEP_TYPE;
3175 wep_cmd->num_keys = WEP_KEYS_MAX;
3176
3177 cmd_size += sizeof(struct il_wep_key) * WEP_KEYS_MAX;
3178 cmd.len = cmd_size;
3179
3180 if (not_empty || send_if_empty)
3181 return il_send_cmd(il, &cmd);
3182 else
3183 return 0;
3184 }
3185
3186 int
3187 il4965_restore_default_wep_keys(struct il_priv *il)
3188 {
3189 lockdep_assert_held(&il->mutex);
3190
3191 return il4965_static_wepkey_cmd(il, false);
3192 }
3193
3194 int
3195 il4965_remove_default_wep_key(struct il_priv *il,
3196 struct ieee80211_key_conf *keyconf)
3197 {
3198 int ret;
3199 int idx = keyconf->keyidx;
3200
3201 lockdep_assert_held(&il->mutex);
3202
3203 D_WEP("Removing default WEP key: idx=%d\n", idx);
3204
3205 memset(&il->_4965.wep_keys[idx], 0, sizeof(struct il_wep_key));
3206 if (il_is_rfkill(il)) {
3207 D_WEP("Not sending C_WEPKEY command due to RFKILL.\n");
3208 /* but keys in device are clear anyway so return success */
3209 return 0;
3210 }
3211 ret = il4965_static_wepkey_cmd(il, 1);
3212 D_WEP("Remove default WEP key: idx=%d ret=%d\n", idx, ret);
3213
3214 return ret;
3215 }
3216
3217 int
3218 il4965_set_default_wep_key(struct il_priv *il,
3219 struct ieee80211_key_conf *keyconf)
3220 {
3221 int ret;
3222 int len = keyconf->keylen;
3223 int idx = keyconf->keyidx;
3224
3225 lockdep_assert_held(&il->mutex);
3226
3227 if (len != WEP_KEY_LEN_128 && len != WEP_KEY_LEN_64) {
3228 D_WEP("Bad WEP key length %d\n", keyconf->keylen);
3229 return -EINVAL;
3230 }
3231
3232 keyconf->flags &= ~IEEE80211_KEY_FLAG_GENERATE_IV;
3233 keyconf->hw_key_idx = HW_KEY_DEFAULT;
3234 il->stations[IL_AP_ID].keyinfo.cipher = keyconf->cipher;
3235
3236 il->_4965.wep_keys[idx].key_size = len;
3237 memcpy(&il->_4965.wep_keys[idx].key, &keyconf->key, len);
3238
3239 ret = il4965_static_wepkey_cmd(il, false);
3240
3241 D_WEP("Set default WEP key: len=%d idx=%d ret=%d\n", len, idx, ret);
3242 return ret;
3243 }
3244
3245 static int
3246 il4965_set_wep_dynamic_key_info(struct il_priv *il,
3247 struct ieee80211_key_conf *keyconf, u8 sta_id)
3248 {
3249 unsigned long flags;
3250 __le16 key_flags = 0;
3251 struct il_addsta_cmd sta_cmd;
3252
3253 lockdep_assert_held(&il->mutex);
3254
3255 keyconf->flags &= ~IEEE80211_KEY_FLAG_GENERATE_IV;
3256
3257 key_flags |= (STA_KEY_FLG_WEP | STA_KEY_FLG_MAP_KEY_MSK);
3258 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
3259 key_flags &= ~STA_KEY_FLG_INVALID;
3260
3261 if (keyconf->keylen == WEP_KEY_LEN_128)
3262 key_flags |= STA_KEY_FLG_KEY_SIZE_MSK;
3263
3264 if (sta_id == il->hw_params.bcast_id)
3265 key_flags |= STA_KEY_MULTICAST_MSK;
3266
3267 spin_lock_irqsave(&il->sta_lock, flags);
3268
3269 il->stations[sta_id].keyinfo.cipher = keyconf->cipher;
3270 il->stations[sta_id].keyinfo.keylen = keyconf->keylen;
3271 il->stations[sta_id].keyinfo.keyidx = keyconf->keyidx;
3272
3273 memcpy(il->stations[sta_id].keyinfo.key, keyconf->key, keyconf->keylen);
3274
3275 memcpy(&il->stations[sta_id].sta.key.key[3], keyconf->key,
3276 keyconf->keylen);
3277
3278 if ((il->stations[sta_id].sta.key.
3279 key_flags & STA_KEY_FLG_ENCRYPT_MSK) == STA_KEY_FLG_NO_ENC)
3280 il->stations[sta_id].sta.key.key_offset =
3281 il_get_free_ucode_key_idx(il);
3282 /* else, we are overriding an existing key => no need to allocated room
3283 * in uCode. */
3284
3285 WARN(il->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
3286 "no space for a new key");
3287
3288 il->stations[sta_id].sta.key.key_flags = key_flags;
3289 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
3290 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3291
3292 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3293 sizeof(struct il_addsta_cmd));
3294 spin_unlock_irqrestore(&il->sta_lock, flags);
3295
3296 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3297 }
3298
3299 static int
3300 il4965_set_ccmp_dynamic_key_info(struct il_priv *il,
3301 struct ieee80211_key_conf *keyconf, u8 sta_id)
3302 {
3303 unsigned long flags;
3304 __le16 key_flags = 0;
3305 struct il_addsta_cmd sta_cmd;
3306
3307 lockdep_assert_held(&il->mutex);
3308
3309 key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
3310 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
3311 key_flags &= ~STA_KEY_FLG_INVALID;
3312
3313 if (sta_id == il->hw_params.bcast_id)
3314 key_flags |= STA_KEY_MULTICAST_MSK;
3315
3316 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
3317
3318 spin_lock_irqsave(&il->sta_lock, flags);
3319 il->stations[sta_id].keyinfo.cipher = keyconf->cipher;
3320 il->stations[sta_id].keyinfo.keylen = keyconf->keylen;
3321
3322 memcpy(il->stations[sta_id].keyinfo.key, keyconf->key, keyconf->keylen);
3323
3324 memcpy(il->stations[sta_id].sta.key.key, keyconf->key, keyconf->keylen);
3325
3326 if ((il->stations[sta_id].sta.key.
3327 key_flags & STA_KEY_FLG_ENCRYPT_MSK) == STA_KEY_FLG_NO_ENC)
3328 il->stations[sta_id].sta.key.key_offset =
3329 il_get_free_ucode_key_idx(il);
3330 /* else, we are overriding an existing key => no need to allocated room
3331 * in uCode. */
3332
3333 WARN(il->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
3334 "no space for a new key");
3335
3336 il->stations[sta_id].sta.key.key_flags = key_flags;
3337 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
3338 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3339
3340 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3341 sizeof(struct il_addsta_cmd));
3342 spin_unlock_irqrestore(&il->sta_lock, flags);
3343
3344 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3345 }
3346
3347 static int
3348 il4965_set_tkip_dynamic_key_info(struct il_priv *il,
3349 struct ieee80211_key_conf *keyconf, u8 sta_id)
3350 {
3351 unsigned long flags;
3352 int ret = 0;
3353 __le16 key_flags = 0;
3354
3355 key_flags |= (STA_KEY_FLG_TKIP | STA_KEY_FLG_MAP_KEY_MSK);
3356 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
3357 key_flags &= ~STA_KEY_FLG_INVALID;
3358
3359 if (sta_id == il->hw_params.bcast_id)
3360 key_flags |= STA_KEY_MULTICAST_MSK;
3361
3362 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
3363 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
3364
3365 spin_lock_irqsave(&il->sta_lock, flags);
3366
3367 il->stations[sta_id].keyinfo.cipher = keyconf->cipher;
3368 il->stations[sta_id].keyinfo.keylen = 16;
3369
3370 if ((il->stations[sta_id].sta.key.
3371 key_flags & STA_KEY_FLG_ENCRYPT_MSK) == STA_KEY_FLG_NO_ENC)
3372 il->stations[sta_id].sta.key.key_offset =
3373 il_get_free_ucode_key_idx(il);
3374 /* else, we are overriding an existing key => no need to allocated room
3375 * in uCode. */
3376
3377 WARN(il->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
3378 "no space for a new key");
3379
3380 il->stations[sta_id].sta.key.key_flags = key_flags;
3381
3382 /* This copy is acutally not needed: we get the key with each TX */
3383 memcpy(il->stations[sta_id].keyinfo.key, keyconf->key, 16);
3384
3385 memcpy(il->stations[sta_id].sta.key.key, keyconf->key, 16);
3386
3387 spin_unlock_irqrestore(&il->sta_lock, flags);
3388
3389 return ret;
3390 }
3391
3392 void
3393 il4965_update_tkip_key(struct il_priv *il, struct ieee80211_key_conf *keyconf,
3394 struct ieee80211_sta *sta, u32 iv32, u16 *phase1key)
3395 {
3396 u8 sta_id;
3397 unsigned long flags;
3398 int i;
3399
3400 if (il_scan_cancel(il)) {
3401 /* cancel scan failed, just live w/ bad key and rely
3402 briefly on SW decryption */
3403 return;
3404 }
3405
3406 sta_id = il_sta_id_or_broadcast(il, sta);
3407 if (sta_id == IL_INVALID_STATION)
3408 return;
3409
3410 spin_lock_irqsave(&il->sta_lock, flags);
3411
3412 il->stations[sta_id].sta.key.tkip_rx_tsc_byte2 = (u8) iv32;
3413
3414 for (i = 0; i < 5; i++)
3415 il->stations[sta_id].sta.key.tkip_rx_ttak[i] =
3416 cpu_to_le16(phase1key[i]);
3417
3418 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
3419 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3420
3421 il_send_add_sta(il, &il->stations[sta_id].sta, CMD_ASYNC);
3422
3423 spin_unlock_irqrestore(&il->sta_lock, flags);
3424 }
3425
3426 int
3427 il4965_remove_dynamic_key(struct il_priv *il,
3428 struct ieee80211_key_conf *keyconf, u8 sta_id)
3429 {
3430 unsigned long flags;
3431 u16 key_flags;
3432 u8 keyidx;
3433 struct il_addsta_cmd sta_cmd;
3434
3435 lockdep_assert_held(&il->mutex);
3436
3437 il->_4965.key_mapping_keys--;
3438
3439 spin_lock_irqsave(&il->sta_lock, flags);
3440 key_flags = le16_to_cpu(il->stations[sta_id].sta.key.key_flags);
3441 keyidx = (key_flags >> STA_KEY_FLG_KEYID_POS) & 0x3;
3442
3443 D_WEP("Remove dynamic key: idx=%d sta=%d\n", keyconf->keyidx, sta_id);
3444
3445 if (keyconf->keyidx != keyidx) {
3446 /* We need to remove a key with idx different that the one
3447 * in the uCode. This means that the key we need to remove has
3448 * been replaced by another one with different idx.
3449 * Don't do anything and return ok
3450 */
3451 spin_unlock_irqrestore(&il->sta_lock, flags);
3452 return 0;
3453 }
3454
3455 if (il->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_INVALID) {
3456 IL_WARN("Removing wrong key %d 0x%x\n", keyconf->keyidx,
3457 key_flags);
3458 spin_unlock_irqrestore(&il->sta_lock, flags);
3459 return 0;
3460 }
3461
3462 if (!test_and_clear_bit
3463 (il->stations[sta_id].sta.key.key_offset, &il->ucode_key_table))
3464 IL_ERR("idx %d not used in uCode key table.\n",
3465 il->stations[sta_id].sta.key.key_offset);
3466 memset(&il->stations[sta_id].keyinfo, 0, sizeof(struct il_hw_key));
3467 memset(&il->stations[sta_id].sta.key, 0, sizeof(struct il4965_keyinfo));
3468 il->stations[sta_id].sta.key.key_flags =
3469 STA_KEY_FLG_NO_ENC | STA_KEY_FLG_INVALID;
3470 il->stations[sta_id].sta.key.key_offset = keyconf->hw_key_idx;
3471 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
3472 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3473
3474 if (il_is_rfkill(il)) {
3475 D_WEP
3476 ("Not sending C_ADD_STA command because RFKILL enabled.\n");
3477 spin_unlock_irqrestore(&il->sta_lock, flags);
3478 return 0;
3479 }
3480 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3481 sizeof(struct il_addsta_cmd));
3482 spin_unlock_irqrestore(&il->sta_lock, flags);
3483
3484 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3485 }
3486
3487 int
3488 il4965_set_dynamic_key(struct il_priv *il, struct ieee80211_key_conf *keyconf,
3489 u8 sta_id)
3490 {
3491 int ret;
3492
3493 lockdep_assert_held(&il->mutex);
3494
3495 il->_4965.key_mapping_keys++;
3496 keyconf->hw_key_idx = HW_KEY_DYNAMIC;
3497
3498 switch (keyconf->cipher) {
3499 case WLAN_CIPHER_SUITE_CCMP:
3500 ret =
3501 il4965_set_ccmp_dynamic_key_info(il, keyconf, sta_id);
3502 break;
3503 case WLAN_CIPHER_SUITE_TKIP:
3504 ret =
3505 il4965_set_tkip_dynamic_key_info(il, keyconf, sta_id);
3506 break;
3507 case WLAN_CIPHER_SUITE_WEP40:
3508 case WLAN_CIPHER_SUITE_WEP104:
3509 ret = il4965_set_wep_dynamic_key_info(il, keyconf, sta_id);
3510 break;
3511 default:
3512 IL_ERR("Unknown alg: %s cipher = %x\n", __func__,
3513 keyconf->cipher);
3514 ret = -EINVAL;
3515 }
3516
3517 D_WEP("Set dynamic key: cipher=%x len=%d idx=%d sta=%d ret=%d\n",
3518 keyconf->cipher, keyconf->keylen, keyconf->keyidx, sta_id, ret);
3519
3520 return ret;
3521 }
3522
3523 /**
3524 * il4965_alloc_bcast_station - add broadcast station into driver's station table.
3525 *
3526 * This adds the broadcast station into the driver's station table
3527 * and marks it driver active, so that it will be restored to the
3528 * device at the next best time.
3529 */
3530 int
3531 il4965_alloc_bcast_station(struct il_priv *il)
3532 {
3533 struct il_link_quality_cmd *link_cmd;
3534 unsigned long flags;
3535 u8 sta_id;
3536
3537 spin_lock_irqsave(&il->sta_lock, flags);
3538 sta_id = il_prep_station(il, il_bcast_addr, false, NULL);
3539 if (sta_id == IL_INVALID_STATION) {
3540 IL_ERR("Unable to prepare broadcast station\n");
3541 spin_unlock_irqrestore(&il->sta_lock, flags);
3542
3543 return -EINVAL;
3544 }
3545
3546 il->stations[sta_id].used |= IL_STA_DRIVER_ACTIVE;
3547 il->stations[sta_id].used |= IL_STA_BCAST;
3548 spin_unlock_irqrestore(&il->sta_lock, flags);
3549
3550 link_cmd = il4965_sta_alloc_lq(il, sta_id);
3551 if (!link_cmd) {
3552 IL_ERR
3553 ("Unable to initialize rate scaling for bcast station.\n");
3554 return -ENOMEM;
3555 }
3556
3557 spin_lock_irqsave(&il->sta_lock, flags);
3558 il->stations[sta_id].lq = link_cmd;
3559 spin_unlock_irqrestore(&il->sta_lock, flags);
3560
3561 return 0;
3562 }
3563
3564 /**
3565 * il4965_update_bcast_station - update broadcast station's LQ command
3566 *
3567 * Only used by iwl4965. Placed here to have all bcast station management
3568 * code together.
3569 */
3570 static int
3571 il4965_update_bcast_station(struct il_priv *il)
3572 {
3573 unsigned long flags;
3574 struct il_link_quality_cmd *link_cmd;
3575 u8 sta_id = il->hw_params.bcast_id;
3576
3577 link_cmd = il4965_sta_alloc_lq(il, sta_id);
3578 if (!link_cmd) {
3579 IL_ERR("Unable to initialize rate scaling for bcast sta.\n");
3580 return -ENOMEM;
3581 }
3582
3583 spin_lock_irqsave(&il->sta_lock, flags);
3584 if (il->stations[sta_id].lq)
3585 kfree(il->stations[sta_id].lq);
3586 else
3587 D_INFO("Bcast sta rate scaling has not been initialized.\n");
3588 il->stations[sta_id].lq = link_cmd;
3589 spin_unlock_irqrestore(&il->sta_lock, flags);
3590
3591 return 0;
3592 }
3593
3594 int
3595 il4965_update_bcast_stations(struct il_priv *il)
3596 {
3597 return il4965_update_bcast_station(il);
3598 }
3599
3600 /**
3601 * il4965_sta_tx_modify_enable_tid - Enable Tx for this TID in station table
3602 */
3603 int
3604 il4965_sta_tx_modify_enable_tid(struct il_priv *il, int sta_id, int tid)
3605 {
3606 unsigned long flags;
3607 struct il_addsta_cmd sta_cmd;
3608
3609 lockdep_assert_held(&il->mutex);
3610
3611 /* Remove "disable" flag, to enable Tx for this TID */
3612 spin_lock_irqsave(&il->sta_lock, flags);
3613 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_TID_DISABLE_TX;
3614 il->stations[sta_id].sta.tid_disable_tx &= cpu_to_le16(~(1 << tid));
3615 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3616 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3617 sizeof(struct il_addsta_cmd));
3618 spin_unlock_irqrestore(&il->sta_lock, flags);
3619
3620 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3621 }
3622
3623 int
3624 il4965_sta_rx_agg_start(struct il_priv *il, struct ieee80211_sta *sta, int tid,
3625 u16 ssn)
3626 {
3627 unsigned long flags;
3628 int sta_id;
3629 struct il_addsta_cmd sta_cmd;
3630
3631 lockdep_assert_held(&il->mutex);
3632
3633 sta_id = il_sta_id(sta);
3634 if (sta_id == IL_INVALID_STATION)
3635 return -ENXIO;
3636
3637 spin_lock_irqsave(&il->sta_lock, flags);
3638 il->stations[sta_id].sta.station_flags_msk = 0;
3639 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_ADDBA_TID_MSK;
3640 il->stations[sta_id].sta.add_immediate_ba_tid = (u8) tid;
3641 il->stations[sta_id].sta.add_immediate_ba_ssn = cpu_to_le16(ssn);
3642 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3643 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3644 sizeof(struct il_addsta_cmd));
3645 spin_unlock_irqrestore(&il->sta_lock, flags);
3646
3647 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3648 }
3649
3650 int
3651 il4965_sta_rx_agg_stop(struct il_priv *il, struct ieee80211_sta *sta, int tid)
3652 {
3653 unsigned long flags;
3654 int sta_id;
3655 struct il_addsta_cmd sta_cmd;
3656
3657 lockdep_assert_held(&il->mutex);
3658
3659 sta_id = il_sta_id(sta);
3660 if (sta_id == IL_INVALID_STATION) {
3661 IL_ERR("Invalid station for AGG tid %d\n", tid);
3662 return -ENXIO;
3663 }
3664
3665 spin_lock_irqsave(&il->sta_lock, flags);
3666 il->stations[sta_id].sta.station_flags_msk = 0;
3667 il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_DELBA_TID_MSK;
3668 il->stations[sta_id].sta.remove_immediate_ba_tid = (u8) tid;
3669 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3670 memcpy(&sta_cmd, &il->stations[sta_id].sta,
3671 sizeof(struct il_addsta_cmd));
3672 spin_unlock_irqrestore(&il->sta_lock, flags);
3673
3674 return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
3675 }
3676
3677 void
3678 il4965_sta_modify_sleep_tx_count(struct il_priv *il, int sta_id, int cnt)
3679 {
3680 unsigned long flags;
3681
3682 spin_lock_irqsave(&il->sta_lock, flags);
3683 il->stations[sta_id].sta.station_flags |= STA_FLG_PWR_SAVE_MSK;
3684 il->stations[sta_id].sta.station_flags_msk = STA_FLG_PWR_SAVE_MSK;
3685 il->stations[sta_id].sta.sta.modify_mask =
3686 STA_MODIFY_SLEEP_TX_COUNT_MSK;
3687 il->stations[sta_id].sta.sleep_tx_count = cpu_to_le16(cnt);
3688 il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3689 il_send_add_sta(il, &il->stations[sta_id].sta, CMD_ASYNC);
3690 spin_unlock_irqrestore(&il->sta_lock, flags);
3691
3692 }
3693
3694 void
3695 il4965_update_chain_flags(struct il_priv *il)
3696 {
3697 if (il->ops->set_rxon_chain) {
3698 il->ops->set_rxon_chain(il);
3699 if (il->active.rx_chain != il->staging.rx_chain)
3700 il_commit_rxon(il);
3701 }
3702 }
3703
3704 static void
3705 il4965_clear_free_frames(struct il_priv *il)
3706 {
3707 struct list_head *element;
3708
3709 D_INFO("%d frames on pre-allocated heap on clear.\n", il->frames_count);
3710
3711 while (!list_empty(&il->free_frames)) {
3712 element = il->free_frames.next;
3713 list_del(element);
3714 kfree(list_entry(element, struct il_frame, list));
3715 il->frames_count--;
3716 }
3717
3718 if (il->frames_count) {
3719 IL_WARN("%d frames still in use. Did we lose one?\n",
3720 il->frames_count);
3721 il->frames_count = 0;
3722 }
3723 }
3724
3725 static struct il_frame *
3726 il4965_get_free_frame(struct il_priv *il)
3727 {
3728 struct il_frame *frame;
3729 struct list_head *element;
3730 if (list_empty(&il->free_frames)) {
3731 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
3732 if (!frame) {
3733 IL_ERR("Could not allocate frame!\n");
3734 return NULL;
3735 }
3736
3737 il->frames_count++;
3738 return frame;
3739 }
3740
3741 element = il->free_frames.next;
3742 list_del(element);
3743 return list_entry(element, struct il_frame, list);
3744 }
3745
3746 static void
3747 il4965_free_frame(struct il_priv *il, struct il_frame *frame)
3748 {
3749 memset(frame, 0, sizeof(*frame));
3750 list_add(&frame->list, &il->free_frames);
3751 }
3752
3753 static u32
3754 il4965_fill_beacon_frame(struct il_priv *il, struct ieee80211_hdr *hdr,
3755 int left)
3756 {
3757 lockdep_assert_held(&il->mutex);
3758
3759 if (!il->beacon_skb)
3760 return 0;
3761
3762 if (il->beacon_skb->len > left)
3763 return 0;
3764
3765 memcpy(hdr, il->beacon_skb->data, il->beacon_skb->len);
3766
3767 return il->beacon_skb->len;
3768 }
3769
3770 /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
3771 static void
3772 il4965_set_beacon_tim(struct il_priv *il,
3773 struct il_tx_beacon_cmd *tx_beacon_cmd, u8 * beacon,
3774 u32 frame_size)
3775 {
3776 u16 tim_idx;
3777 struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
3778
3779 /*
3780 * The idx is relative to frame start but we start looking at the
3781 * variable-length part of the beacon.
3782 */
3783 tim_idx = mgmt->u.beacon.variable - beacon;
3784
3785 /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
3786 while ((tim_idx < (frame_size - 2)) &&
3787 (beacon[tim_idx] != WLAN_EID_TIM))
3788 tim_idx += beacon[tim_idx + 1] + 2;
3789
3790 /* If TIM field was found, set variables */
3791 if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
3792 tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
3793 tx_beacon_cmd->tim_size = beacon[tim_idx + 1];
3794 } else
3795 IL_WARN("Unable to find TIM Element in beacon\n");
3796 }
3797
3798 static unsigned int
3799 il4965_hw_get_beacon_cmd(struct il_priv *il, struct il_frame *frame)
3800 {
3801 struct il_tx_beacon_cmd *tx_beacon_cmd;
3802 u32 frame_size;
3803 u32 rate_flags;
3804 u32 rate;
3805 /*
3806 * We have to set up the TX command, the TX Beacon command, and the
3807 * beacon contents.
3808 */
3809
3810 lockdep_assert_held(&il->mutex);
3811
3812 if (!il->beacon_enabled) {
3813 IL_ERR("Trying to build beacon without beaconing enabled\n");
3814 return 0;
3815 }
3816
3817 /* Initialize memory */
3818 tx_beacon_cmd = &frame->u.beacon;
3819 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
3820
3821 /* Set up TX beacon contents */
3822 frame_size =
3823 il4965_fill_beacon_frame(il, tx_beacon_cmd->frame,
3824 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
3825 if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
3826 return 0;
3827 if (!frame_size)
3828 return 0;
3829
3830 /* Set up TX command fields */
3831 tx_beacon_cmd->tx.len = cpu_to_le16((u16) frame_size);
3832 tx_beacon_cmd->tx.sta_id = il->hw_params.bcast_id;
3833 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
3834 tx_beacon_cmd->tx.tx_flags =
3835 TX_CMD_FLG_SEQ_CTL_MSK | TX_CMD_FLG_TSF_MSK |
3836 TX_CMD_FLG_STA_RATE_MSK;
3837
3838 /* Set up TX beacon command fields */
3839 il4965_set_beacon_tim(il, tx_beacon_cmd, (u8 *) tx_beacon_cmd->frame,
3840 frame_size);
3841
3842 /* Set up packet rate and flags */
3843 rate = il_get_lowest_plcp(il);
3844 il4965_toggle_tx_ant(il, &il->mgmt_tx_ant, il->hw_params.valid_tx_ant);
3845 rate_flags = BIT(il->mgmt_tx_ant) << RATE_MCS_ANT_POS;
3846 if ((rate >= IL_FIRST_CCK_RATE) && (rate <= IL_LAST_CCK_RATE))
3847 rate_flags |= RATE_MCS_CCK_MSK;
3848 tx_beacon_cmd->tx.rate_n_flags = cpu_to_le32(rate | rate_flags);
3849
3850 return sizeof(*tx_beacon_cmd) + frame_size;
3851 }
3852
3853 int
3854 il4965_send_beacon_cmd(struct il_priv *il)
3855 {
3856 struct il_frame *frame;
3857 unsigned int frame_size;
3858 int rc;
3859
3860 frame = il4965_get_free_frame(il);
3861 if (!frame) {
3862 IL_ERR("Could not obtain free frame buffer for beacon "
3863 "command.\n");
3864 return -ENOMEM;
3865 }
3866
3867 frame_size = il4965_hw_get_beacon_cmd(il, frame);
3868 if (!frame_size) {
3869 IL_ERR("Error configuring the beacon command\n");
3870 il4965_free_frame(il, frame);
3871 return -EINVAL;
3872 }
3873
3874 rc = il_send_cmd_pdu(il, C_TX_BEACON, frame_size, &frame->u.cmd[0]);
3875
3876 il4965_free_frame(il, frame);
3877
3878 return rc;
3879 }
3880
3881 static inline dma_addr_t
3882 il4965_tfd_tb_get_addr(struct il_tfd *tfd, u8 idx)
3883 {
3884 struct il_tfd_tb *tb = &tfd->tbs[idx];
3885
3886 dma_addr_t addr = get_unaligned_le32(&tb->lo);
3887 if (sizeof(dma_addr_t) > sizeof(u32))
3888 addr |=
3889 ((dma_addr_t) (le16_to_cpu(tb->hi_n_len) & 0xF) << 16) <<
3890 16;
3891
3892 return addr;
3893 }
3894
3895 static inline u16
3896 il4965_tfd_tb_get_len(struct il_tfd *tfd, u8 idx)
3897 {
3898 struct il_tfd_tb *tb = &tfd->tbs[idx];
3899
3900 return le16_to_cpu(tb->hi_n_len) >> 4;
3901 }
3902
3903 static inline void
3904 il4965_tfd_set_tb(struct il_tfd *tfd, u8 idx, dma_addr_t addr, u16 len)
3905 {
3906 struct il_tfd_tb *tb = &tfd->tbs[idx];
3907 u16 hi_n_len = len << 4;
3908
3909 put_unaligned_le32(addr, &tb->lo);
3910 if (sizeof(dma_addr_t) > sizeof(u32))
3911 hi_n_len |= ((addr >> 16) >> 16) & 0xF;
3912
3913 tb->hi_n_len = cpu_to_le16(hi_n_len);
3914
3915 tfd->num_tbs = idx + 1;
3916 }
3917
3918 static inline u8
3919 il4965_tfd_get_num_tbs(struct il_tfd *tfd)
3920 {
3921 return tfd->num_tbs & 0x1f;
3922 }
3923
3924 /**
3925 * il4965_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
3926 * @il - driver ilate data
3927 * @txq - tx queue
3928 *
3929 * Does NOT advance any TFD circular buffer read/write idxes
3930 * Does NOT free the TFD itself (which is within circular buffer)
3931 */
3932 void
3933 il4965_hw_txq_free_tfd(struct il_priv *il, struct il_tx_queue *txq)
3934 {
3935 struct il_tfd *tfd_tmp = (struct il_tfd *)txq->tfds;
3936 struct il_tfd *tfd;
3937 struct pci_dev *dev = il->pci_dev;
3938 int idx = txq->q.read_ptr;
3939 int i;
3940 int num_tbs;
3941
3942 tfd = &tfd_tmp[idx];
3943
3944 /* Sanity check on number of chunks */
3945 num_tbs = il4965_tfd_get_num_tbs(tfd);
3946
3947 if (num_tbs >= IL_NUM_OF_TBS) {
3948 IL_ERR("Too many chunks: %i\n", num_tbs);
3949 /* @todo issue fatal error, it is quite serious situation */
3950 return;
3951 }
3952
3953 /* Unmap tx_cmd */
3954 if (num_tbs)
3955 pci_unmap_single(dev, dma_unmap_addr(&txq->meta[idx], mapping),
3956 dma_unmap_len(&txq->meta[idx], len),
3957 PCI_DMA_BIDIRECTIONAL);
3958
3959 /* Unmap chunks, if any. */
3960 for (i = 1; i < num_tbs; i++)
3961 pci_unmap_single(dev, il4965_tfd_tb_get_addr(tfd, i),
3962 il4965_tfd_tb_get_len(tfd, i),
3963 PCI_DMA_TODEVICE);
3964
3965 /* free SKB */
3966 if (txq->skbs) {
3967 struct sk_buff *skb = txq->skbs[txq->q.read_ptr];
3968
3969 /* can be called from irqs-disabled context */
3970 if (skb) {
3971 dev_kfree_skb_any(skb);
3972 txq->skbs[txq->q.read_ptr] = NULL;
3973 }
3974 }
3975 }
3976
3977 int
3978 il4965_hw_txq_attach_buf_to_tfd(struct il_priv *il, struct il_tx_queue *txq,
3979 dma_addr_t addr, u16 len, u8 reset, u8 pad)
3980 {
3981 struct il_queue *q;
3982 struct il_tfd *tfd, *tfd_tmp;
3983 u32 num_tbs;
3984
3985 q = &txq->q;
3986 tfd_tmp = (struct il_tfd *)txq->tfds;
3987 tfd = &tfd_tmp[q->write_ptr];
3988
3989 if (reset)
3990 memset(tfd, 0, sizeof(*tfd));
3991
3992 num_tbs = il4965_tfd_get_num_tbs(tfd);
3993
3994 /* Each TFD can point to a maximum 20 Tx buffers */
3995 if (num_tbs >= IL_NUM_OF_TBS) {
3996 IL_ERR("Error can not send more than %d chunks\n",
3997 IL_NUM_OF_TBS);
3998 return -EINVAL;
3999 }
4000
4001 BUG_ON(addr & ~DMA_BIT_MASK(36));
4002 if (unlikely(addr & ~IL_TX_DMA_MASK))
4003 IL_ERR("Unaligned address = %llx\n", (unsigned long long)addr);
4004
4005 il4965_tfd_set_tb(tfd, num_tbs, addr, len);
4006
4007 return 0;
4008 }
4009
4010 /*
4011 * Tell nic where to find circular buffer of Tx Frame Descriptors for
4012 * given Tx queue, and enable the DMA channel used for that queue.
4013 *
4014 * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
4015 * channels supported in hardware.
4016 */
4017 int
4018 il4965_hw_tx_queue_init(struct il_priv *il, struct il_tx_queue *txq)
4019 {
4020 int txq_id = txq->q.id;
4021
4022 /* Circular buffer (TFD queue in DRAM) physical base address */
4023 il_wr(il, FH49_MEM_CBBC_QUEUE(txq_id), txq->q.dma_addr >> 8);
4024
4025 return 0;
4026 }
4027
4028 /******************************************************************************
4029 *
4030 * Generic RX handler implementations
4031 *
4032 ******************************************************************************/
4033 static void
4034 il4965_hdl_alive(struct il_priv *il, struct il_rx_buf *rxb)
4035 {
4036 struct il_rx_pkt *pkt = rxb_addr(rxb);
4037 struct il_alive_resp *palive;
4038 struct delayed_work *pwork;
4039
4040 palive = &pkt->u.alive_frame;
4041
4042 D_INFO("Alive ucode status 0x%08X revision " "0x%01X 0x%01X\n",
4043 palive->is_valid, palive->ver_type, palive->ver_subtype);
4044
4045 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
4046 D_INFO("Initialization Alive received.\n");
4047 memcpy(&il->card_alive_init, &pkt->u.alive_frame,
4048 sizeof(struct il_init_alive_resp));
4049 pwork = &il->init_alive_start;
4050 } else {
4051 D_INFO("Runtime Alive received.\n");
4052 memcpy(&il->card_alive, &pkt->u.alive_frame,
4053 sizeof(struct il_alive_resp));
4054 pwork = &il->alive_start;
4055 }
4056
4057 /* We delay the ALIVE response by 5ms to
4058 * give the HW RF Kill time to activate... */
4059 if (palive->is_valid == UCODE_VALID_OK)
4060 queue_delayed_work(il->workqueue, pwork, msecs_to_jiffies(5));
4061 else
4062 IL_WARN("uCode did not respond OK.\n");
4063 }
4064
4065 /**
4066 * il4965_bg_stats_periodic - Timer callback to queue stats
4067 *
4068 * This callback is provided in order to send a stats request.
4069 *
4070 * This timer function is continually reset to execute within
4071 * 60 seconds since the last N_STATS was received. We need to
4072 * ensure we receive the stats in order to update the temperature
4073 * used for calibrating the TXPOWER.
4074 */
4075 static void
4076 il4965_bg_stats_periodic(unsigned long data)
4077 {
4078 struct il_priv *il = (struct il_priv *)data;
4079
4080 if (test_bit(S_EXIT_PENDING, &il->status))
4081 return;
4082
4083 /* dont send host command if rf-kill is on */
4084 if (!il_is_ready_rf(il))
4085 return;
4086
4087 il_send_stats_request(il, CMD_ASYNC, false);
4088 }
4089
4090 static void
4091 il4965_hdl_beacon(struct il_priv *il, struct il_rx_buf *rxb)
4092 {
4093 struct il_rx_pkt *pkt = rxb_addr(rxb);
4094 struct il4965_beacon_notif *beacon =
4095 (struct il4965_beacon_notif *)pkt->u.raw;
4096 #ifdef CONFIG_IWLEGACY_DEBUG
4097 u8 rate = il4965_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
4098
4099 D_RX("beacon status %x retries %d iss %d tsf:0x%.8x%.8x rate %d\n",
4100 le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
4101 beacon->beacon_notify_hdr.failure_frame,
4102 le32_to_cpu(beacon->ibss_mgr_status),
4103 le32_to_cpu(beacon->high_tsf), le32_to_cpu(beacon->low_tsf), rate);
4104 #endif
4105 il->ibss_manager = le32_to_cpu(beacon->ibss_mgr_status);
4106 }
4107
4108 static void
4109 il4965_perform_ct_kill_task(struct il_priv *il)
4110 {
4111 unsigned long flags;
4112
4113 D_POWER("Stop all queues\n");
4114
4115 if (il->mac80211_registered)
4116 ieee80211_stop_queues(il->hw);
4117
4118 _il_wr(il, CSR_UCODE_DRV_GP1_SET,
4119 CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
4120 _il_rd(il, CSR_UCODE_DRV_GP1);
4121
4122 spin_lock_irqsave(&il->reg_lock, flags);
4123 if (likely(_il_grab_nic_access(il)))
4124 _il_release_nic_access(il);
4125 spin_unlock_irqrestore(&il->reg_lock, flags);
4126 }
4127
4128 /* Handle notification from uCode that card's power state is changing
4129 * due to software, hardware, or critical temperature RFKILL */
4130 static void
4131 il4965_hdl_card_state(struct il_priv *il, struct il_rx_buf *rxb)
4132 {
4133 struct il_rx_pkt *pkt = rxb_addr(rxb);
4134 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
4135 unsigned long status = il->status;
4136
4137 D_RF_KILL("Card state received: HW:%s SW:%s CT:%s\n",
4138 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
4139 (flags & SW_CARD_DISABLED) ? "Kill" : "On",
4140 (flags & CT_CARD_DISABLED) ? "Reached" : "Not reached");
4141
4142 if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED | CT_CARD_DISABLED)) {
4143
4144 _il_wr(il, CSR_UCODE_DRV_GP1_SET,
4145 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
4146
4147 il_wr(il, HBUS_TARG_MBX_C, HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
4148
4149 if (!(flags & RXON_CARD_DISABLED)) {
4150 _il_wr(il, CSR_UCODE_DRV_GP1_CLR,
4151 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
4152 il_wr(il, HBUS_TARG_MBX_C,
4153 HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
4154 }
4155 }
4156
4157 if (flags & CT_CARD_DISABLED)
4158 il4965_perform_ct_kill_task(il);
4159
4160 if (flags & HW_CARD_DISABLED)
4161 set_bit(S_RFKILL, &il->status);
4162 else
4163 clear_bit(S_RFKILL, &il->status);
4164
4165 if (!(flags & RXON_CARD_DISABLED))
4166 il_scan_cancel(il);
4167
4168 if ((test_bit(S_RFKILL, &status) !=
4169 test_bit(S_RFKILL, &il->status)))
4170 wiphy_rfkill_set_hw_state(il->hw->wiphy,
4171 test_bit(S_RFKILL, &il->status));
4172 else
4173 wake_up(&il->wait_command_queue);
4174 }
4175
4176 /**
4177 * il4965_setup_handlers - Initialize Rx handler callbacks
4178 *
4179 * Setup the RX handlers for each of the reply types sent from the uCode
4180 * to the host.
4181 *
4182 * This function chains into the hardware specific files for them to setup
4183 * any hardware specific handlers as well.
4184 */
4185 static void
4186 il4965_setup_handlers(struct il_priv *il)
4187 {
4188 il->handlers[N_ALIVE] = il4965_hdl_alive;
4189 il->handlers[N_ERROR] = il_hdl_error;
4190 il->handlers[N_CHANNEL_SWITCH] = il_hdl_csa;
4191 il->handlers[N_SPECTRUM_MEASUREMENT] = il_hdl_spectrum_measurement;
4192 il->handlers[N_PM_SLEEP] = il_hdl_pm_sleep;
4193 il->handlers[N_PM_DEBUG_STATS] = il_hdl_pm_debug_stats;
4194 il->handlers[N_BEACON] = il4965_hdl_beacon;
4195
4196 /*
4197 * The same handler is used for both the REPLY to a discrete
4198 * stats request from the host as well as for the periodic
4199 * stats notifications (after received beacons) from the uCode.
4200 */
4201 il->handlers[C_STATS] = il4965_hdl_c_stats;
4202 il->handlers[N_STATS] = il4965_hdl_stats;
4203
4204 il_setup_rx_scan_handlers(il);
4205
4206 /* status change handler */
4207 il->handlers[N_CARD_STATE] = il4965_hdl_card_state;
4208
4209 il->handlers[N_MISSED_BEACONS] = il4965_hdl_missed_beacon;
4210 /* Rx handlers */
4211 il->handlers[N_RX_PHY] = il4965_hdl_rx_phy;
4212 il->handlers[N_RX_MPDU] = il4965_hdl_rx;
4213 il->handlers[N_RX] = il4965_hdl_rx;
4214 /* block ack */
4215 il->handlers[N_COMPRESSED_BA] = il4965_hdl_compressed_ba;
4216 /* Tx response */
4217 il->handlers[C_TX] = il4965_hdl_tx;
4218 }
4219
4220 /**
4221 * il4965_rx_handle - Main entry function for receiving responses from uCode
4222 *
4223 * Uses the il->handlers callback function array to invoke
4224 * the appropriate handlers, including command responses,
4225 * frame-received notifications, and other notifications.
4226 */
4227 void
4228 il4965_rx_handle(struct il_priv *il)
4229 {
4230 struct il_rx_buf *rxb;
4231 struct il_rx_pkt *pkt;
4232 struct il_rx_queue *rxq = &il->rxq;
4233 u32 r, i;
4234 int reclaim;
4235 unsigned long flags;
4236 u8 fill_rx = 0;
4237 u32 count = 8;
4238 int total_empty;
4239
4240 /* uCode's read idx (stored in shared DRAM) indicates the last Rx
4241 * buffer that the driver may process (last buffer filled by ucode). */
4242 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
4243 i = rxq->read;
4244
4245 /* Rx interrupt, but nothing sent from uCode */
4246 if (i == r)
4247 D_RX("r = %d, i = %d\n", r, i);
4248
4249 /* calculate total frames need to be restock after handling RX */
4250 total_empty = r - rxq->write_actual;
4251 if (total_empty < 0)
4252 total_empty += RX_QUEUE_SIZE;
4253
4254 if (total_empty > (RX_QUEUE_SIZE / 2))
4255 fill_rx = 1;
4256
4257 while (i != r) {
4258 int len;
4259
4260 rxb = rxq->queue[i];
4261
4262 /* If an RXB doesn't have a Rx queue slot associated with it,
4263 * then a bug has been introduced in the queue refilling
4264 * routines -- catch it here */
4265 BUG_ON(rxb == NULL);
4266
4267 rxq->queue[i] = NULL;
4268
4269 pci_unmap_page(il->pci_dev, rxb->page_dma,
4270 PAGE_SIZE << il->hw_params.rx_page_order,
4271 PCI_DMA_FROMDEVICE);
4272 pkt = rxb_addr(rxb);
4273
4274 len = le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK;
4275 len += sizeof(u32); /* account for status word */
4276
4277 /* Reclaim a command buffer only if this packet is a response
4278 * to a (driver-originated) command.
4279 * If the packet (e.g. Rx frame) originated from uCode,
4280 * there is no command buffer to reclaim.
4281 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
4282 * but apparently a few don't get set; catch them here. */
4283 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
4284 (pkt->hdr.cmd != N_RX_PHY) && (pkt->hdr.cmd != N_RX) &&
4285 (pkt->hdr.cmd != N_RX_MPDU) &&
4286 (pkt->hdr.cmd != N_COMPRESSED_BA) &&
4287 (pkt->hdr.cmd != N_STATS) && (pkt->hdr.cmd != C_TX);
4288
4289 /* Based on type of command response or notification,
4290 * handle those that need handling via function in
4291 * handlers table. See il4965_setup_handlers() */
4292 if (il->handlers[pkt->hdr.cmd]) {
4293 D_RX("r = %d, i = %d, %s, 0x%02x\n", r, i,
4294 il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
4295 il->isr_stats.handlers[pkt->hdr.cmd]++;
4296 il->handlers[pkt->hdr.cmd] (il, rxb);
4297 } else {
4298 /* No handling needed */
4299 D_RX("r %d i %d No handler needed for %s, 0x%02x\n", r,
4300 i, il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
4301 }
4302
4303 /*
4304 * XXX: After here, we should always check rxb->page
4305 * against NULL before touching it or its virtual
4306 * memory (pkt). Because some handler might have
4307 * already taken or freed the pages.
4308 */
4309
4310 if (reclaim) {
4311 /* Invoke any callbacks, transfer the buffer to caller,
4312 * and fire off the (possibly) blocking il_send_cmd()
4313 * as we reclaim the driver command queue */
4314 if (rxb->page)
4315 il_tx_cmd_complete(il, rxb);
4316 else
4317 IL_WARN("Claim null rxb?\n");
4318 }
4319
4320 /* Reuse the page if possible. For notification packets and
4321 * SKBs that fail to Rx correctly, add them back into the
4322 * rx_free list for reuse later. */
4323 spin_lock_irqsave(&rxq->lock, flags);
4324 if (rxb->page != NULL) {
4325 rxb->page_dma =
4326 pci_map_page(il->pci_dev, rxb->page, 0,
4327 PAGE_SIZE << il->hw_params.
4328 rx_page_order, PCI_DMA_FROMDEVICE);
4329
4330 if (unlikely(pci_dma_mapping_error(il->pci_dev,
4331 rxb->page_dma))) {
4332 __il_free_pages(il, rxb->page);
4333 rxb->page = NULL;
4334 list_add_tail(&rxb->list, &rxq->rx_used);
4335 } else {
4336 list_add_tail(&rxb->list, &rxq->rx_free);
4337 rxq->free_count++;
4338 }
4339 } else
4340 list_add_tail(&rxb->list, &rxq->rx_used);
4341
4342 spin_unlock_irqrestore(&rxq->lock, flags);
4343
4344 i = (i + 1) & RX_QUEUE_MASK;
4345 /* If there are a lot of unused frames,
4346 * restock the Rx queue so ucode wont assert. */
4347 if (fill_rx) {
4348 count++;
4349 if (count >= 8) {
4350 rxq->read = i;
4351 il4965_rx_replenish_now(il);
4352 count = 0;
4353 }
4354 }
4355 }
4356
4357 /* Backtrack one entry */
4358 rxq->read = i;
4359 if (fill_rx)
4360 il4965_rx_replenish_now(il);
4361 else
4362 il4965_rx_queue_restock(il);
4363 }
4364
4365 /* call this function to flush any scheduled tasklet */
4366 static inline void
4367 il4965_synchronize_irq(struct il_priv *il)
4368 {
4369 /* wait to make sure we flush pending tasklet */
4370 synchronize_irq(il->pci_dev->irq);
4371 tasklet_kill(&il->irq_tasklet);
4372 }
4373
4374 static void
4375 il4965_irq_tasklet(struct il_priv *il)
4376 {
4377 u32 inta, handled = 0;
4378 u32 inta_fh;
4379 unsigned long flags;
4380 u32 i;
4381 #ifdef CONFIG_IWLEGACY_DEBUG
4382 u32 inta_mask;
4383 #endif
4384
4385 spin_lock_irqsave(&il->lock, flags);
4386
4387 /* Ack/clear/reset pending uCode interrupts.
4388 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
4389 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
4390 inta = _il_rd(il, CSR_INT);
4391 _il_wr(il, CSR_INT, inta);
4392
4393 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
4394 * Any new interrupts that happen after this, either while we're
4395 * in this tasklet, or later, will show up in next ISR/tasklet. */
4396 inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
4397 _il_wr(il, CSR_FH_INT_STATUS, inta_fh);
4398
4399 #ifdef CONFIG_IWLEGACY_DEBUG
4400 if (il_get_debug_level(il) & IL_DL_ISR) {
4401 /* just for debug */
4402 inta_mask = _il_rd(il, CSR_INT_MASK);
4403 D_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", inta,
4404 inta_mask, inta_fh);
4405 }
4406 #endif
4407
4408 spin_unlock_irqrestore(&il->lock, flags);
4409
4410 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
4411 * atomic, make sure that inta covers all the interrupts that
4412 * we've discovered, even if FH interrupt came in just after
4413 * reading CSR_INT. */
4414 if (inta_fh & CSR49_FH_INT_RX_MASK)
4415 inta |= CSR_INT_BIT_FH_RX;
4416 if (inta_fh & CSR49_FH_INT_TX_MASK)
4417 inta |= CSR_INT_BIT_FH_TX;
4418
4419 /* Now service all interrupt bits discovered above. */
4420 if (inta & CSR_INT_BIT_HW_ERR) {
4421 IL_ERR("Hardware error detected. Restarting.\n");
4422
4423 /* Tell the device to stop sending interrupts */
4424 il_disable_interrupts(il);
4425
4426 il->isr_stats.hw++;
4427 il_irq_handle_error(il);
4428
4429 handled |= CSR_INT_BIT_HW_ERR;
4430
4431 return;
4432 }
4433 #ifdef CONFIG_IWLEGACY_DEBUG
4434 if (il_get_debug_level(il) & (IL_DL_ISR)) {
4435 /* NIC fires this, but we don't use it, redundant with WAKEUP */
4436 if (inta & CSR_INT_BIT_SCD) {
4437 D_ISR("Scheduler finished to transmit "
4438 "the frame/frames.\n");
4439 il->isr_stats.sch++;
4440 }
4441
4442 /* Alive notification via Rx interrupt will do the real work */
4443 if (inta & CSR_INT_BIT_ALIVE) {
4444 D_ISR("Alive interrupt\n");
4445 il->isr_stats.alive++;
4446 }
4447 }
4448 #endif
4449 /* Safely ignore these bits for debug checks below */
4450 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
4451
4452 /* HW RF KILL switch toggled */
4453 if (inta & CSR_INT_BIT_RF_KILL) {
4454 int hw_rf_kill = 0;
4455
4456 if (!(_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
4457 hw_rf_kill = 1;
4458
4459 IL_WARN("RF_KILL bit toggled to %s.\n",
4460 hw_rf_kill ? "disable radio" : "enable radio");
4461
4462 il->isr_stats.rfkill++;
4463
4464 /* driver only loads ucode once setting the interface up.
4465 * the driver allows loading the ucode even if the radio
4466 * is killed. Hence update the killswitch state here. The
4467 * rfkill handler will care about restarting if needed.
4468 */
4469 if (hw_rf_kill) {
4470 set_bit(S_RFKILL, &il->status);
4471 } else {
4472 clear_bit(S_RFKILL, &il->status);
4473 il_force_reset(il, true);
4474 }
4475 wiphy_rfkill_set_hw_state(il->hw->wiphy, hw_rf_kill);
4476
4477 handled |= CSR_INT_BIT_RF_KILL;
4478 }
4479
4480 /* Chip got too hot and stopped itself */
4481 if (inta & CSR_INT_BIT_CT_KILL) {
4482 IL_ERR("Microcode CT kill error detected.\n");
4483 il->isr_stats.ctkill++;
4484 handled |= CSR_INT_BIT_CT_KILL;
4485 }
4486
4487 /* Error detected by uCode */
4488 if (inta & CSR_INT_BIT_SW_ERR) {
4489 IL_ERR("Microcode SW error detected. " " Restarting 0x%X.\n",
4490 inta);
4491 il->isr_stats.sw++;
4492 il_irq_handle_error(il);
4493 handled |= CSR_INT_BIT_SW_ERR;
4494 }
4495
4496 /*
4497 * uCode wakes up after power-down sleep.
4498 * Tell device about any new tx or host commands enqueued,
4499 * and about any Rx buffers made available while asleep.
4500 */
4501 if (inta & CSR_INT_BIT_WAKEUP) {
4502 D_ISR("Wakeup interrupt\n");
4503 il_rx_queue_update_write_ptr(il, &il->rxq);
4504 for (i = 0; i < il->hw_params.max_txq_num; i++)
4505 il_txq_update_write_ptr(il, &il->txq[i]);
4506 il->isr_stats.wakeup++;
4507 handled |= CSR_INT_BIT_WAKEUP;
4508 }
4509
4510 /* All uCode command responses, including Tx command responses,
4511 * Rx "responses" (frame-received notification), and other
4512 * notifications from uCode come through here*/
4513 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
4514 il4965_rx_handle(il);
4515 il->isr_stats.rx++;
4516 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
4517 }
4518
4519 /* This "Tx" DMA channel is used only for loading uCode */
4520 if (inta & CSR_INT_BIT_FH_TX) {
4521 D_ISR("uCode load interrupt\n");
4522 il->isr_stats.tx++;
4523 handled |= CSR_INT_BIT_FH_TX;
4524 /* Wake up uCode load routine, now that load is complete */
4525 il->ucode_write_complete = 1;
4526 wake_up(&il->wait_command_queue);
4527 }
4528
4529 if (inta & ~handled) {
4530 IL_ERR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
4531 il->isr_stats.unhandled++;
4532 }
4533
4534 if (inta & ~(il->inta_mask)) {
4535 IL_WARN("Disabled INTA bits 0x%08x were pending\n",
4536 inta & ~il->inta_mask);
4537 IL_WARN(" with FH49_INT = 0x%08x\n", inta_fh);
4538 }
4539
4540 /* Re-enable all interrupts */
4541 /* only Re-enable if disabled by irq */
4542 if (test_bit(S_INT_ENABLED, &il->status))
4543 il_enable_interrupts(il);
4544 /* Re-enable RF_KILL if it occurred */
4545 else if (handled & CSR_INT_BIT_RF_KILL)
4546 il_enable_rfkill_int(il);
4547
4548 #ifdef CONFIG_IWLEGACY_DEBUG
4549 if (il_get_debug_level(il) & (IL_DL_ISR)) {
4550 inta = _il_rd(il, CSR_INT);
4551 inta_mask = _il_rd(il, CSR_INT_MASK);
4552 inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
4553 D_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
4554 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
4555 }
4556 #endif
4557 }
4558
4559 /*****************************************************************************
4560 *
4561 * sysfs attributes
4562 *
4563 *****************************************************************************/
4564
4565 #ifdef CONFIG_IWLEGACY_DEBUG
4566
4567 /*
4568 * The following adds a new attribute to the sysfs representation
4569 * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
4570 * used for controlling the debug level.
4571 *
4572 * See the level definitions in iwl for details.
4573 *
4574 * The debug_level being managed using sysfs below is a per device debug
4575 * level that is used instead of the global debug level if it (the per
4576 * device debug level) is set.
4577 */
4578 static ssize_t
4579 il4965_show_debug_level(struct device *d, struct device_attribute *attr,
4580 char *buf)
4581 {
4582 struct il_priv *il = dev_get_drvdata(d);
4583 return sprintf(buf, "0x%08X\n", il_get_debug_level(il));
4584 }
4585
4586 static ssize_t
4587 il4965_store_debug_level(struct device *d, struct device_attribute *attr,
4588 const char *buf, size_t count)
4589 {
4590 struct il_priv *il = dev_get_drvdata(d);
4591 unsigned long val;
4592 int ret;
4593
4594 ret = kstrtoul(buf, 0, &val);
4595 if (ret)
4596 IL_ERR("%s is not in hex or decimal form.\n", buf);
4597 else
4598 il->debug_level = val;
4599
4600 return strnlen(buf, count);
4601 }
4602
4603 static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO, il4965_show_debug_level,
4604 il4965_store_debug_level);
4605
4606 #endif /* CONFIG_IWLEGACY_DEBUG */
4607
4608 static ssize_t
4609 il4965_show_temperature(struct device *d, struct device_attribute *attr,
4610 char *buf)
4611 {
4612 struct il_priv *il = dev_get_drvdata(d);
4613
4614 if (!il_is_alive(il))
4615 return -EAGAIN;
4616
4617 return sprintf(buf, "%d\n", il->temperature);
4618 }
4619
4620 static DEVICE_ATTR(temperature, S_IRUGO, il4965_show_temperature, NULL);
4621
4622 static ssize_t
4623 il4965_show_tx_power(struct device *d, struct device_attribute *attr, char *buf)
4624 {
4625 struct il_priv *il = dev_get_drvdata(d);
4626
4627 if (!il_is_ready_rf(il))
4628 return sprintf(buf, "off\n");
4629 else
4630 return sprintf(buf, "%d\n", il->tx_power_user_lmt);
4631 }
4632
4633 static ssize_t
4634 il4965_store_tx_power(struct device *d, struct device_attribute *attr,
4635 const char *buf, size_t count)
4636 {
4637 struct il_priv *il = dev_get_drvdata(d);
4638 unsigned long val;
4639 int ret;
4640
4641 ret = kstrtoul(buf, 10, &val);
4642 if (ret)
4643 IL_INFO("%s is not in decimal form.\n", buf);
4644 else {
4645 ret = il_set_tx_power(il, val, false);
4646 if (ret)
4647 IL_ERR("failed setting tx power (0x%d).\n", ret);
4648 else
4649 ret = count;
4650 }
4651 return ret;
4652 }
4653
4654 static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, il4965_show_tx_power,
4655 il4965_store_tx_power);
4656
4657 static struct attribute *il_sysfs_entries[] = {
4658 &dev_attr_temperature.attr,
4659 &dev_attr_tx_power.attr,
4660 #ifdef CONFIG_IWLEGACY_DEBUG
4661 &dev_attr_debug_level.attr,
4662 #endif
4663 NULL
4664 };
4665
4666 static struct attribute_group il_attribute_group = {
4667 .name = NULL, /* put in device directory */
4668 .attrs = il_sysfs_entries,
4669 };
4670
4671 /******************************************************************************
4672 *
4673 * uCode download functions
4674 *
4675 ******************************************************************************/
4676
4677 static void
4678 il4965_dealloc_ucode_pci(struct il_priv *il)
4679 {
4680 il_free_fw_desc(il->pci_dev, &il->ucode_code);
4681 il_free_fw_desc(il->pci_dev, &il->ucode_data);
4682 il_free_fw_desc(il->pci_dev, &il->ucode_data_backup);
4683 il_free_fw_desc(il->pci_dev, &il->ucode_init);
4684 il_free_fw_desc(il->pci_dev, &il->ucode_init_data);
4685 il_free_fw_desc(il->pci_dev, &il->ucode_boot);
4686 }
4687
4688 static void
4689 il4965_nic_start(struct il_priv *il)
4690 {
4691 /* Remove all resets to allow NIC to operate */
4692 _il_wr(il, CSR_RESET, 0);
4693 }
4694
4695 static void il4965_ucode_callback(const struct firmware *ucode_raw,
4696 void *context);
4697 static int il4965_mac_setup_register(struct il_priv *il, u32 max_probe_length);
4698
4699 static int __must_check
4700 il4965_request_firmware(struct il_priv *il, bool first)
4701 {
4702 const char *name_pre = il->cfg->fw_name_pre;
4703 char tag[8];
4704
4705 if (first) {
4706 il->fw_idx = il->cfg->ucode_api_max;
4707 sprintf(tag, "%d", il->fw_idx);
4708 } else {
4709 il->fw_idx--;
4710 sprintf(tag, "%d", il->fw_idx);
4711 }
4712
4713 if (il->fw_idx < il->cfg->ucode_api_min) {
4714 IL_ERR("no suitable firmware found!\n");
4715 return -ENOENT;
4716 }
4717
4718 sprintf(il->firmware_name, "%s%s%s", name_pre, tag, ".ucode");
4719
4720 D_INFO("attempting to load firmware '%s'\n", il->firmware_name);
4721
4722 return request_firmware_nowait(THIS_MODULE, 1, il->firmware_name,
4723 &il->pci_dev->dev, GFP_KERNEL, il,
4724 il4965_ucode_callback);
4725 }
4726
4727 struct il4965_firmware_pieces {
4728 const void *inst, *data, *init, *init_data, *boot;
4729 size_t inst_size, data_size, init_size, init_data_size, boot_size;
4730 };
4731
4732 static int
4733 il4965_load_firmware(struct il_priv *il, const struct firmware *ucode_raw,
4734 struct il4965_firmware_pieces *pieces)
4735 {
4736 struct il_ucode_header *ucode = (void *)ucode_raw->data;
4737 u32 api_ver, hdr_size;
4738 const u8 *src;
4739
4740 il->ucode_ver = le32_to_cpu(ucode->ver);
4741 api_ver = IL_UCODE_API(il->ucode_ver);
4742
4743 switch (api_ver) {
4744 default:
4745 case 0:
4746 case 1:
4747 case 2:
4748 hdr_size = 24;
4749 if (ucode_raw->size < hdr_size) {
4750 IL_ERR("File size too small!\n");
4751 return -EINVAL;
4752 }
4753 pieces->inst_size = le32_to_cpu(ucode->v1.inst_size);
4754 pieces->data_size = le32_to_cpu(ucode->v1.data_size);
4755 pieces->init_size = le32_to_cpu(ucode->v1.init_size);
4756 pieces->init_data_size = le32_to_cpu(ucode->v1.init_data_size);
4757 pieces->boot_size = le32_to_cpu(ucode->v1.boot_size);
4758 src = ucode->v1.data;
4759 break;
4760 }
4761
4762 /* Verify size of file vs. image size info in file's header */
4763 if (ucode_raw->size !=
4764 hdr_size + pieces->inst_size + pieces->data_size +
4765 pieces->init_size + pieces->init_data_size + pieces->boot_size) {
4766
4767 IL_ERR("uCode file size %d does not match expected size\n",
4768 (int)ucode_raw->size);
4769 return -EINVAL;
4770 }
4771
4772 pieces->inst = src;
4773 src += pieces->inst_size;
4774 pieces->data = src;
4775 src += pieces->data_size;
4776 pieces->init = src;
4777 src += pieces->init_size;
4778 pieces->init_data = src;
4779 src += pieces->init_data_size;
4780 pieces->boot = src;
4781 src += pieces->boot_size;
4782
4783 return 0;
4784 }
4785
4786 /**
4787 * il4965_ucode_callback - callback when firmware was loaded
4788 *
4789 * If loaded successfully, copies the firmware into buffers
4790 * for the card to fetch (via DMA).
4791 */
4792 static void
4793 il4965_ucode_callback(const struct firmware *ucode_raw, void *context)
4794 {
4795 struct il_priv *il = context;
4796 struct il_ucode_header *ucode;
4797 int err;
4798 struct il4965_firmware_pieces pieces;
4799 const unsigned int api_max = il->cfg->ucode_api_max;
4800 const unsigned int api_min = il->cfg->ucode_api_min;
4801 u32 api_ver;
4802
4803 u32 max_probe_length = 200;
4804 u32 standard_phy_calibration_size =
4805 IL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE;
4806
4807 memset(&pieces, 0, sizeof(pieces));
4808
4809 if (!ucode_raw) {
4810 if (il->fw_idx <= il->cfg->ucode_api_max)
4811 IL_ERR("request for firmware file '%s' failed.\n",
4812 il->firmware_name);
4813 goto try_again;
4814 }
4815
4816 D_INFO("Loaded firmware file '%s' (%zd bytes).\n", il->firmware_name,
4817 ucode_raw->size);
4818
4819 /* Make sure that we got at least the API version number */
4820 if (ucode_raw->size < 4) {
4821 IL_ERR("File size way too small!\n");
4822 goto try_again;
4823 }
4824
4825 /* Data from ucode file: header followed by uCode images */
4826 ucode = (struct il_ucode_header *)ucode_raw->data;
4827
4828 err = il4965_load_firmware(il, ucode_raw, &pieces);
4829
4830 if (err)
4831 goto try_again;
4832
4833 api_ver = IL_UCODE_API(il->ucode_ver);
4834
4835 /*
4836 * api_ver should match the api version forming part of the
4837 * firmware filename ... but we don't check for that and only rely
4838 * on the API version read from firmware header from here on forward
4839 */
4840 if (api_ver < api_min || api_ver > api_max) {
4841 IL_ERR("Driver unable to support your firmware API. "
4842 "Driver supports v%u, firmware is v%u.\n", api_max,
4843 api_ver);
4844 goto try_again;
4845 }
4846
4847 if (api_ver != api_max)
4848 IL_ERR("Firmware has old API version. Expected v%u, "
4849 "got v%u. New firmware can be obtained "
4850 "from http://www.intellinuxwireless.org.\n", api_max,
4851 api_ver);
4852
4853 IL_INFO("loaded firmware version %u.%u.%u.%u\n",
4854 IL_UCODE_MAJOR(il->ucode_ver), IL_UCODE_MINOR(il->ucode_ver),
4855 IL_UCODE_API(il->ucode_ver), IL_UCODE_SERIAL(il->ucode_ver));
4856
4857 snprintf(il->hw->wiphy->fw_version, sizeof(il->hw->wiphy->fw_version),
4858 "%u.%u.%u.%u", IL_UCODE_MAJOR(il->ucode_ver),
4859 IL_UCODE_MINOR(il->ucode_ver), IL_UCODE_API(il->ucode_ver),
4860 IL_UCODE_SERIAL(il->ucode_ver));
4861
4862 /*
4863 * For any of the failures below (before allocating pci memory)
4864 * we will try to load a version with a smaller API -- maybe the
4865 * user just got a corrupted version of the latest API.
4866 */
4867
4868 D_INFO("f/w package hdr ucode version raw = 0x%x\n", il->ucode_ver);
4869 D_INFO("f/w package hdr runtime inst size = %Zd\n", pieces.inst_size);
4870 D_INFO("f/w package hdr runtime data size = %Zd\n", pieces.data_size);
4871 D_INFO("f/w package hdr init inst size = %Zd\n", pieces.init_size);
4872 D_INFO("f/w package hdr init data size = %Zd\n", pieces.init_data_size);
4873 D_INFO("f/w package hdr boot inst size = %Zd\n", pieces.boot_size);
4874
4875 /* Verify that uCode images will fit in card's SRAM */
4876 if (pieces.inst_size > il->hw_params.max_inst_size) {
4877 IL_ERR("uCode instr len %Zd too large to fit in\n",
4878 pieces.inst_size);
4879 goto try_again;
4880 }
4881
4882 if (pieces.data_size > il->hw_params.max_data_size) {
4883 IL_ERR("uCode data len %Zd too large to fit in\n",
4884 pieces.data_size);
4885 goto try_again;
4886 }
4887
4888 if (pieces.init_size > il->hw_params.max_inst_size) {
4889 IL_ERR("uCode init instr len %Zd too large to fit in\n",
4890 pieces.init_size);
4891 goto try_again;
4892 }
4893
4894 if (pieces.init_data_size > il->hw_params.max_data_size) {
4895 IL_ERR("uCode init data len %Zd too large to fit in\n",
4896 pieces.init_data_size);
4897 goto try_again;
4898 }
4899
4900 if (pieces.boot_size > il->hw_params.max_bsm_size) {
4901 IL_ERR("uCode boot instr len %Zd too large to fit in\n",
4902 pieces.boot_size);
4903 goto try_again;
4904 }
4905
4906 /* Allocate ucode buffers for card's bus-master loading ... */
4907
4908 /* Runtime instructions and 2 copies of data:
4909 * 1) unmodified from disk
4910 * 2) backup cache for save/restore during power-downs */
4911 il->ucode_code.len = pieces.inst_size;
4912 il_alloc_fw_desc(il->pci_dev, &il->ucode_code);
4913
4914 il->ucode_data.len = pieces.data_size;
4915 il_alloc_fw_desc(il->pci_dev, &il->ucode_data);
4916
4917 il->ucode_data_backup.len = pieces.data_size;
4918 il_alloc_fw_desc(il->pci_dev, &il->ucode_data_backup);
4919
4920 if (!il->ucode_code.v_addr || !il->ucode_data.v_addr ||
4921 !il->ucode_data_backup.v_addr)
4922 goto err_pci_alloc;
4923
4924 /* Initialization instructions and data */
4925 if (pieces.init_size && pieces.init_data_size) {
4926 il->ucode_init.len = pieces.init_size;
4927 il_alloc_fw_desc(il->pci_dev, &il->ucode_init);
4928
4929 il->ucode_init_data.len = pieces.init_data_size;
4930 il_alloc_fw_desc(il->pci_dev, &il->ucode_init_data);
4931
4932 if (!il->ucode_init.v_addr || !il->ucode_init_data.v_addr)
4933 goto err_pci_alloc;
4934 }
4935
4936 /* Bootstrap (instructions only, no data) */
4937 if (pieces.boot_size) {
4938 il->ucode_boot.len = pieces.boot_size;
4939 il_alloc_fw_desc(il->pci_dev, &il->ucode_boot);
4940
4941 if (!il->ucode_boot.v_addr)
4942 goto err_pci_alloc;
4943 }
4944
4945 /* Now that we can no longer fail, copy information */
4946
4947 il->sta_key_max_num = STA_KEY_MAX_NUM;
4948
4949 /* Copy images into buffers for card's bus-master reads ... */
4950
4951 /* Runtime instructions (first block of data in file) */
4952 D_INFO("Copying (but not loading) uCode instr len %Zd\n",
4953 pieces.inst_size);
4954 memcpy(il->ucode_code.v_addr, pieces.inst, pieces.inst_size);
4955
4956 D_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
4957 il->ucode_code.v_addr, (u32) il->ucode_code.p_addr);
4958
4959 /*
4960 * Runtime data
4961 * NOTE: Copy into backup buffer will be done in il_up()
4962 */
4963 D_INFO("Copying (but not loading) uCode data len %Zd\n",
4964 pieces.data_size);
4965 memcpy(il->ucode_data.v_addr, pieces.data, pieces.data_size);
4966 memcpy(il->ucode_data_backup.v_addr, pieces.data, pieces.data_size);
4967
4968 /* Initialization instructions */
4969 if (pieces.init_size) {
4970 D_INFO("Copying (but not loading) init instr len %Zd\n",
4971 pieces.init_size);
4972 memcpy(il->ucode_init.v_addr, pieces.init, pieces.init_size);
4973 }
4974
4975 /* Initialization data */
4976 if (pieces.init_data_size) {
4977 D_INFO("Copying (but not loading) init data len %Zd\n",
4978 pieces.init_data_size);
4979 memcpy(il->ucode_init_data.v_addr, pieces.init_data,
4980 pieces.init_data_size);
4981 }
4982
4983 /* Bootstrap instructions */
4984 D_INFO("Copying (but not loading) boot instr len %Zd\n",
4985 pieces.boot_size);
4986 memcpy(il->ucode_boot.v_addr, pieces.boot, pieces.boot_size);
4987
4988 /*
4989 * figure out the offset of chain noise reset and gain commands
4990 * base on the size of standard phy calibration commands table size
4991 */
4992 il->_4965.phy_calib_chain_noise_reset_cmd =
4993 standard_phy_calibration_size;
4994 il->_4965.phy_calib_chain_noise_gain_cmd =
4995 standard_phy_calibration_size + 1;
4996
4997 /**************************************************
4998 * This is still part of probe() in a sense...
4999 *
5000 * 9. Setup and register with mac80211 and debugfs
5001 **************************************************/
5002 err = il4965_mac_setup_register(il, max_probe_length);
5003 if (err)
5004 goto out_unbind;
5005
5006 err = il_dbgfs_register(il, DRV_NAME);
5007 if (err)
5008 IL_ERR("failed to create debugfs files. Ignoring error: %d\n",
5009 err);
5010
5011 err = sysfs_create_group(&il->pci_dev->dev.kobj, &il_attribute_group);
5012 if (err) {
5013 IL_ERR("failed to create sysfs device attributes\n");
5014 goto out_unbind;
5015 }
5016
5017 /* We have our copies now, allow OS release its copies */
5018 release_firmware(ucode_raw);
5019 complete(&il->_4965.firmware_loading_complete);
5020 return;
5021
5022 try_again:
5023 /* try next, if any */
5024 if (il4965_request_firmware(il, false))
5025 goto out_unbind;
5026 release_firmware(ucode_raw);
5027 return;
5028
5029 err_pci_alloc:
5030 IL_ERR("failed to allocate pci memory\n");
5031 il4965_dealloc_ucode_pci(il);
5032 out_unbind:
5033 complete(&il->_4965.firmware_loading_complete);
5034 device_release_driver(&il->pci_dev->dev);
5035 release_firmware(ucode_raw);
5036 }
5037
5038 static const char *const desc_lookup_text[] = {
5039 "OK",
5040 "FAIL",
5041 "BAD_PARAM",
5042 "BAD_CHECKSUM",
5043 "NMI_INTERRUPT_WDG",
5044 "SYSASSERT",
5045 "FATAL_ERROR",
5046 "BAD_COMMAND",
5047 "HW_ERROR_TUNE_LOCK",
5048 "HW_ERROR_TEMPERATURE",
5049 "ILLEGAL_CHAN_FREQ",
5050 "VCC_NOT_STBL",
5051 "FH49_ERROR",
5052 "NMI_INTERRUPT_HOST",
5053 "NMI_INTERRUPT_ACTION_PT",
5054 "NMI_INTERRUPT_UNKNOWN",
5055 "UCODE_VERSION_MISMATCH",
5056 "HW_ERROR_ABS_LOCK",
5057 "HW_ERROR_CAL_LOCK_FAIL",
5058 "NMI_INTERRUPT_INST_ACTION_PT",
5059 "NMI_INTERRUPT_DATA_ACTION_PT",
5060 "NMI_TRM_HW_ER",
5061 "NMI_INTERRUPT_TRM",
5062 "NMI_INTERRUPT_BREAK_POINT",
5063 "DEBUG_0",
5064 "DEBUG_1",
5065 "DEBUG_2",
5066 "DEBUG_3",
5067 };
5068
5069 static struct {
5070 char *name;
5071 u8 num;
5072 } advanced_lookup[] = {
5073 {
5074 "NMI_INTERRUPT_WDG", 0x34}, {
5075 "SYSASSERT", 0x35}, {
5076 "UCODE_VERSION_MISMATCH", 0x37}, {
5077 "BAD_COMMAND", 0x38}, {
5078 "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C}, {
5079 "FATAL_ERROR", 0x3D}, {
5080 "NMI_TRM_HW_ERR", 0x46}, {
5081 "NMI_INTERRUPT_TRM", 0x4C}, {
5082 "NMI_INTERRUPT_BREAK_POINT", 0x54}, {
5083 "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C}, {
5084 "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64}, {
5085 "NMI_INTERRUPT_HOST", 0x66}, {
5086 "NMI_INTERRUPT_ACTION_PT", 0x7C}, {
5087 "NMI_INTERRUPT_UNKNOWN", 0x84}, {
5088 "NMI_INTERRUPT_INST_ACTION_PT", 0x86}, {
5089 "ADVANCED_SYSASSERT", 0},};
5090
5091 static const char *
5092 il4965_desc_lookup(u32 num)
5093 {
5094 int i;
5095 int max = ARRAY_SIZE(desc_lookup_text);
5096
5097 if (num < max)
5098 return desc_lookup_text[num];
5099
5100 max = ARRAY_SIZE(advanced_lookup) - 1;
5101 for (i = 0; i < max; i++) {
5102 if (advanced_lookup[i].num == num)
5103 break;
5104 }
5105 return advanced_lookup[i].name;
5106 }
5107
5108 #define ERROR_START_OFFSET (1 * sizeof(u32))
5109 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
5110
5111 void
5112 il4965_dump_nic_error_log(struct il_priv *il)
5113 {
5114 u32 data2, line;
5115 u32 desc, time, count, base, data1;
5116 u32 blink1, blink2, ilink1, ilink2;
5117 u32 pc, hcmd;
5118
5119 if (il->ucode_type == UCODE_INIT)
5120 base = le32_to_cpu(il->card_alive_init.error_event_table_ptr);
5121 else
5122 base = le32_to_cpu(il->card_alive.error_event_table_ptr);
5123
5124 if (!il->ops->is_valid_rtc_data_addr(base)) {
5125 IL_ERR("Not valid error log pointer 0x%08X for %s uCode\n",
5126 base, (il->ucode_type == UCODE_INIT) ? "Init" : "RT");
5127 return;
5128 }
5129
5130 count = il_read_targ_mem(il, base);
5131
5132 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
5133 IL_ERR("Start IWL Error Log Dump:\n");
5134 IL_ERR("Status: 0x%08lX, count: %d\n", il->status, count);
5135 }
5136
5137 desc = il_read_targ_mem(il, base + 1 * sizeof(u32));
5138 il->isr_stats.err_code = desc;
5139 pc = il_read_targ_mem(il, base + 2 * sizeof(u32));
5140 blink1 = il_read_targ_mem(il, base + 3 * sizeof(u32));
5141 blink2 = il_read_targ_mem(il, base + 4 * sizeof(u32));
5142 ilink1 = il_read_targ_mem(il, base + 5 * sizeof(u32));
5143 ilink2 = il_read_targ_mem(il, base + 6 * sizeof(u32));
5144 data1 = il_read_targ_mem(il, base + 7 * sizeof(u32));
5145 data2 = il_read_targ_mem(il, base + 8 * sizeof(u32));
5146 line = il_read_targ_mem(il, base + 9 * sizeof(u32));
5147 time = il_read_targ_mem(il, base + 11 * sizeof(u32));
5148 hcmd = il_read_targ_mem(il, base + 22 * sizeof(u32));
5149
5150 IL_ERR("Desc Time "
5151 "data1 data2 line\n");
5152 IL_ERR("%-28s (0x%04X) %010u 0x%08X 0x%08X %u\n",
5153 il4965_desc_lookup(desc), desc, time, data1, data2, line);
5154 IL_ERR("pc blink1 blink2 ilink1 ilink2 hcmd\n");
5155 IL_ERR("0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n", pc, blink1,
5156 blink2, ilink1, ilink2, hcmd);
5157 }
5158
5159 static void
5160 il4965_rf_kill_ct_config(struct il_priv *il)
5161 {
5162 struct il_ct_kill_config cmd;
5163 unsigned long flags;
5164 int ret = 0;
5165
5166 spin_lock_irqsave(&il->lock, flags);
5167 _il_wr(il, CSR_UCODE_DRV_GP1_CLR,
5168 CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
5169 spin_unlock_irqrestore(&il->lock, flags);
5170
5171 cmd.critical_temperature_R =
5172 cpu_to_le32(il->hw_params.ct_kill_threshold);
5173
5174 ret = il_send_cmd_pdu(il, C_CT_KILL_CONFIG, sizeof(cmd), &cmd);
5175 if (ret)
5176 IL_ERR("C_CT_KILL_CONFIG failed\n");
5177 else
5178 D_INFO("C_CT_KILL_CONFIG " "succeeded, "
5179 "critical temperature is %d\n",
5180 il->hw_params.ct_kill_threshold);
5181 }
5182
5183 static const s8 default_queue_to_tx_fifo[] = {
5184 IL_TX_FIFO_VO,
5185 IL_TX_FIFO_VI,
5186 IL_TX_FIFO_BE,
5187 IL_TX_FIFO_BK,
5188 IL49_CMD_FIFO_NUM,
5189 IL_TX_FIFO_UNUSED,
5190 IL_TX_FIFO_UNUSED,
5191 };
5192
5193 #define IL_MASK(lo, hi) ((1 << (hi)) | ((1 << (hi)) - (1 << (lo))))
5194
5195 static int
5196 il4965_alive_notify(struct il_priv *il)
5197 {
5198 u32 a;
5199 unsigned long flags;
5200 int i, chan;
5201 u32 reg_val;
5202
5203 spin_lock_irqsave(&il->lock, flags);
5204
5205 /* Clear 4965's internal Tx Scheduler data base */
5206 il->scd_base_addr = il_rd_prph(il, IL49_SCD_SRAM_BASE_ADDR);
5207 a = il->scd_base_addr + IL49_SCD_CONTEXT_DATA_OFFSET;
5208 for (; a < il->scd_base_addr + IL49_SCD_TX_STTS_BITMAP_OFFSET; a += 4)
5209 il_write_targ_mem(il, a, 0);
5210 for (; a < il->scd_base_addr + IL49_SCD_TRANSLATE_TBL_OFFSET; a += 4)
5211 il_write_targ_mem(il, a, 0);
5212 for (;
5213 a <
5214 il->scd_base_addr +
5215 IL49_SCD_TRANSLATE_TBL_OFFSET_QUEUE(il->hw_params.max_txq_num);
5216 a += 4)
5217 il_write_targ_mem(il, a, 0);
5218
5219 /* Tel 4965 where to find Tx byte count tables */
5220 il_wr_prph(il, IL49_SCD_DRAM_BASE_ADDR, il->scd_bc_tbls.dma >> 10);
5221
5222 /* Enable DMA channel */
5223 for (chan = 0; chan < FH49_TCSR_CHNL_NUM; chan++)
5224 il_wr(il, FH49_TCSR_CHNL_TX_CONFIG_REG(chan),
5225 FH49_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
5226 FH49_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE);
5227
5228 /* Update FH chicken bits */
5229 reg_val = il_rd(il, FH49_TX_CHICKEN_BITS_REG);
5230 il_wr(il, FH49_TX_CHICKEN_BITS_REG,
5231 reg_val | FH49_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN);
5232
5233 /* Disable chain mode for all queues */
5234 il_wr_prph(il, IL49_SCD_QUEUECHAIN_SEL, 0);
5235
5236 /* Initialize each Tx queue (including the command queue) */
5237 for (i = 0; i < il->hw_params.max_txq_num; i++) {
5238
5239 /* TFD circular buffer read/write idxes */
5240 il_wr_prph(il, IL49_SCD_QUEUE_RDPTR(i), 0);
5241 il_wr(il, HBUS_TARG_WRPTR, 0 | (i << 8));
5242
5243 /* Max Tx Window size for Scheduler-ACK mode */
5244 il_write_targ_mem(il,
5245 il->scd_base_addr +
5246 IL49_SCD_CONTEXT_QUEUE_OFFSET(i),
5247 (SCD_WIN_SIZE <<
5248 IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_POS) &
5249 IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK);
5250
5251 /* Frame limit */
5252 il_write_targ_mem(il,
5253 il->scd_base_addr +
5254 IL49_SCD_CONTEXT_QUEUE_OFFSET(i) +
5255 sizeof(u32),
5256 (SCD_FRAME_LIMIT <<
5257 IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) &
5258 IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK);
5259
5260 }
5261 il_wr_prph(il, IL49_SCD_INTERRUPT_MASK,
5262 (1 << il->hw_params.max_txq_num) - 1);
5263
5264 /* Activate all Tx DMA/FIFO channels */
5265 il4965_txq_set_sched(il, IL_MASK(0, 6));
5266
5267 il4965_set_wr_ptrs(il, IL_DEFAULT_CMD_QUEUE_NUM, 0);
5268
5269 /* make sure all queue are not stopped */
5270 memset(&il->queue_stopped[0], 0, sizeof(il->queue_stopped));
5271 for (i = 0; i < 4; i++)
5272 atomic_set(&il->queue_stop_count[i], 0);
5273
5274 /* reset to 0 to enable all the queue first */
5275 il->txq_ctx_active_msk = 0;
5276 /* Map each Tx/cmd queue to its corresponding fifo */
5277 BUILD_BUG_ON(ARRAY_SIZE(default_queue_to_tx_fifo) != 7);
5278
5279 for (i = 0; i < ARRAY_SIZE(default_queue_to_tx_fifo); i++) {
5280 int ac = default_queue_to_tx_fifo[i];
5281
5282 il_txq_ctx_activate(il, i);
5283
5284 if (ac == IL_TX_FIFO_UNUSED)
5285 continue;
5286
5287 il4965_tx_queue_set_status(il, &il->txq[i], ac, 0);
5288 }
5289
5290 spin_unlock_irqrestore(&il->lock, flags);
5291
5292 return 0;
5293 }
5294
5295 /**
5296 * il4965_alive_start - called after N_ALIVE notification received
5297 * from protocol/runtime uCode (initialization uCode's
5298 * Alive gets handled by il_init_alive_start()).
5299 */
5300 static void
5301 il4965_alive_start(struct il_priv *il)
5302 {
5303 int ret = 0;
5304
5305 D_INFO("Runtime Alive received.\n");
5306
5307 if (il->card_alive.is_valid != UCODE_VALID_OK) {
5308 /* We had an error bringing up the hardware, so take it
5309 * all the way back down so we can try again */
5310 D_INFO("Alive failed.\n");
5311 goto restart;
5312 }
5313
5314 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
5315 * This is a paranoid check, because we would not have gotten the
5316 * "runtime" alive if code weren't properly loaded. */
5317 if (il4965_verify_ucode(il)) {
5318 /* Runtime instruction load was bad;
5319 * take it all the way back down so we can try again */
5320 D_INFO("Bad runtime uCode load.\n");
5321 goto restart;
5322 }
5323
5324 ret = il4965_alive_notify(il);
5325 if (ret) {
5326 IL_WARN("Could not complete ALIVE transition [ntf]: %d\n", ret);
5327 goto restart;
5328 }
5329
5330 /* After the ALIVE response, we can send host commands to the uCode */
5331 set_bit(S_ALIVE, &il->status);
5332
5333 /* Enable watchdog to monitor the driver tx queues */
5334 il_setup_watchdog(il);
5335
5336 if (il_is_rfkill(il))
5337 return;
5338
5339 ieee80211_wake_queues(il->hw);
5340
5341 il->active_rate = RATES_MASK;
5342
5343 il_power_update_mode(il, true);
5344 D_INFO("Updated power mode\n");
5345
5346 if (il_is_associated(il)) {
5347 struct il_rxon_cmd *active_rxon =
5348 (struct il_rxon_cmd *)&il->active;
5349 /* apply any changes in staging */
5350 il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
5351 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5352 } else {
5353 /* Initialize our rx_config data */
5354 il_connection_init_rx_config(il);
5355
5356 if (il->ops->set_rxon_chain)
5357 il->ops->set_rxon_chain(il);
5358 }
5359
5360 /* Configure bluetooth coexistence if enabled */
5361 il_send_bt_config(il);
5362
5363 il4965_reset_run_time_calib(il);
5364
5365 set_bit(S_READY, &il->status);
5366
5367 /* Configure the adapter for unassociated operation */
5368 il_commit_rxon(il);
5369
5370 /* At this point, the NIC is initialized and operational */
5371 il4965_rf_kill_ct_config(il);
5372
5373 D_INFO("ALIVE processing complete.\n");
5374 wake_up(&il->wait_command_queue);
5375
5376 return;
5377
5378 restart:
5379 queue_work(il->workqueue, &il->restart);
5380 }
5381
5382 static void il4965_cancel_deferred_work(struct il_priv *il);
5383
5384 static void
5385 __il4965_down(struct il_priv *il)
5386 {
5387 unsigned long flags;
5388 int exit_pending;
5389
5390 D_INFO(DRV_NAME " is going down\n");
5391
5392 il_scan_cancel_timeout(il, 200);
5393
5394 exit_pending = test_and_set_bit(S_EXIT_PENDING, &il->status);
5395
5396 /* Stop TX queues watchdog. We need to have S_EXIT_PENDING bit set
5397 * to prevent rearm timer */
5398 del_timer_sync(&il->watchdog);
5399
5400 il_clear_ucode_stations(il);
5401
5402 /* FIXME: race conditions ? */
5403 spin_lock_irq(&il->sta_lock);
5404 /*
5405 * Remove all key information that is not stored as part
5406 * of station information since mac80211 may not have had
5407 * a chance to remove all the keys. When device is
5408 * reconfigured by mac80211 after an error all keys will
5409 * be reconfigured.
5410 */
5411 memset(il->_4965.wep_keys, 0, sizeof(il->_4965.wep_keys));
5412 il->_4965.key_mapping_keys = 0;
5413 spin_unlock_irq(&il->sta_lock);
5414
5415 il_dealloc_bcast_stations(il);
5416 il_clear_driver_stations(il);
5417
5418 /* Unblock any waiting calls */
5419 wake_up_all(&il->wait_command_queue);
5420
5421 /* Wipe out the EXIT_PENDING status bit if we are not actually
5422 * exiting the module */
5423 if (!exit_pending)
5424 clear_bit(S_EXIT_PENDING, &il->status);
5425
5426 /* stop and reset the on-board processor */
5427 _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
5428
5429 /* tell the device to stop sending interrupts */
5430 spin_lock_irqsave(&il->lock, flags);
5431 il_disable_interrupts(il);
5432 spin_unlock_irqrestore(&il->lock, flags);
5433 il4965_synchronize_irq(il);
5434
5435 if (il->mac80211_registered)
5436 ieee80211_stop_queues(il->hw);
5437
5438 /* If we have not previously called il_init() then
5439 * clear all bits but the RF Kill bit and return */
5440 if (!il_is_init(il)) {
5441 il->status =
5442 test_bit(S_RFKILL, &il->status) << S_RFKILL |
5443 test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
5444 test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
5445 goto exit;
5446 }
5447
5448 /* ...otherwise clear out all the status bits but the RF Kill
5449 * bit and continue taking the NIC down. */
5450 il->status &=
5451 test_bit(S_RFKILL, &il->status) << S_RFKILL |
5452 test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
5453 test_bit(S_FW_ERROR, &il->status) << S_FW_ERROR |
5454 test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
5455
5456 /*
5457 * We disabled and synchronized interrupt, and priv->mutex is taken, so
5458 * here is the only thread which will program device registers, but
5459 * still have lockdep assertions, so we are taking reg_lock.
5460 */
5461 spin_lock_irq(&il->reg_lock);
5462 /* FIXME: il_grab_nic_access if rfkill is off ? */
5463
5464 il4965_txq_ctx_stop(il);
5465 il4965_rxq_stop(il);
5466 /* Power-down device's busmaster DMA clocks */
5467 _il_wr_prph(il, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
5468 udelay(5);
5469 /* Make sure (redundant) we've released our request to stay awake */
5470 _il_clear_bit(il, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
5471 /* Stop the device, and put it in low power state */
5472 _il_apm_stop(il);
5473
5474 spin_unlock_irq(&il->reg_lock);
5475
5476 il4965_txq_ctx_unmap(il);
5477 exit:
5478 memset(&il->card_alive, 0, sizeof(struct il_alive_resp));
5479
5480 dev_kfree_skb(il->beacon_skb);
5481 il->beacon_skb = NULL;
5482
5483 /* clear out any free frames */
5484 il4965_clear_free_frames(il);
5485 }
5486
5487 static void
5488 il4965_down(struct il_priv *il)
5489 {
5490 mutex_lock(&il->mutex);
5491 __il4965_down(il);
5492 mutex_unlock(&il->mutex);
5493
5494 il4965_cancel_deferred_work(il);
5495 }
5496
5497
5498 static void
5499 il4965_set_hw_ready(struct il_priv *il)
5500 {
5501 int ret;
5502
5503 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
5504 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
5505
5506 /* See if we got it */
5507 ret = _il_poll_bit(il, CSR_HW_IF_CONFIG_REG,
5508 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
5509 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
5510 100);
5511 if (ret >= 0)
5512 il->hw_ready = true;
5513
5514 D_INFO("hardware %s ready\n", (il->hw_ready) ? "" : "not");
5515 }
5516
5517 static void
5518 il4965_prepare_card_hw(struct il_priv *il)
5519 {
5520 int ret;
5521
5522 il->hw_ready = false;
5523
5524 il4965_set_hw_ready(il);
5525 if (il->hw_ready)
5526 return;
5527
5528 /* If HW is not ready, prepare the conditions to check again */
5529 il_set_bit(il, CSR_HW_IF_CONFIG_REG, CSR_HW_IF_CONFIG_REG_PREPARE);
5530
5531 ret =
5532 _il_poll_bit(il, CSR_HW_IF_CONFIG_REG,
5533 ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
5534 CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
5535
5536 /* HW should be ready by now, check again. */
5537 if (ret != -ETIMEDOUT)
5538 il4965_set_hw_ready(il);
5539 }
5540
5541 #define MAX_HW_RESTARTS 5
5542
5543 static int
5544 __il4965_up(struct il_priv *il)
5545 {
5546 int i;
5547 int ret;
5548
5549 if (test_bit(S_EXIT_PENDING, &il->status)) {
5550 IL_WARN("Exit pending; will not bring the NIC up\n");
5551 return -EIO;
5552 }
5553
5554 if (!il->ucode_data_backup.v_addr || !il->ucode_data.v_addr) {
5555 IL_ERR("ucode not available for device bringup\n");
5556 return -EIO;
5557 }
5558
5559 ret = il4965_alloc_bcast_station(il);
5560 if (ret) {
5561 il_dealloc_bcast_stations(il);
5562 return ret;
5563 }
5564
5565 il4965_prepare_card_hw(il);
5566 if (!il->hw_ready) {
5567 IL_ERR("HW not ready\n");
5568 return -EIO;
5569 }
5570
5571 /* If platform's RF_KILL switch is NOT set to KILL */
5572 if (_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
5573 clear_bit(S_RFKILL, &il->status);
5574 else {
5575 set_bit(S_RFKILL, &il->status);
5576 wiphy_rfkill_set_hw_state(il->hw->wiphy, true);
5577
5578 il_enable_rfkill_int(il);
5579 IL_WARN("Radio disabled by HW RF Kill switch\n");
5580 return 0;
5581 }
5582
5583 _il_wr(il, CSR_INT, 0xFFFFFFFF);
5584
5585 /* must be initialised before il_hw_nic_init */
5586 il->cmd_queue = IL_DEFAULT_CMD_QUEUE_NUM;
5587
5588 ret = il4965_hw_nic_init(il);
5589 if (ret) {
5590 IL_ERR("Unable to init nic\n");
5591 return ret;
5592 }
5593
5594 /* make sure rfkill handshake bits are cleared */
5595 _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
5596 _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
5597
5598 /* clear (again), then enable host interrupts */
5599 _il_wr(il, CSR_INT, 0xFFFFFFFF);
5600 il_enable_interrupts(il);
5601
5602 /* really make sure rfkill handshake bits are cleared */
5603 _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
5604 _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
5605
5606 /* Copy original ucode data image from disk into backup cache.
5607 * This will be used to initialize the on-board processor's
5608 * data SRAM for a clean start when the runtime program first loads. */
5609 memcpy(il->ucode_data_backup.v_addr, il->ucode_data.v_addr,
5610 il->ucode_data.len);
5611
5612 for (i = 0; i < MAX_HW_RESTARTS; i++) {
5613
5614 /* load bootstrap state machine,
5615 * load bootstrap program into processor's memory,
5616 * prepare to load the "initialize" uCode */
5617 ret = il->ops->load_ucode(il);
5618
5619 if (ret) {
5620 IL_ERR("Unable to set up bootstrap uCode: %d\n", ret);
5621 continue;
5622 }
5623
5624 /* start card; "initialize" will load runtime ucode */
5625 il4965_nic_start(il);
5626
5627 D_INFO(DRV_NAME " is coming up\n");
5628
5629 return 0;
5630 }
5631
5632 set_bit(S_EXIT_PENDING, &il->status);
5633 __il4965_down(il);
5634 clear_bit(S_EXIT_PENDING, &il->status);
5635
5636 /* tried to restart and config the device for as long as our
5637 * patience could withstand */
5638 IL_ERR("Unable to initialize device after %d attempts.\n", i);
5639 return -EIO;
5640 }
5641
5642 /*****************************************************************************
5643 *
5644 * Workqueue callbacks
5645 *
5646 *****************************************************************************/
5647
5648 static void
5649 il4965_bg_init_alive_start(struct work_struct *data)
5650 {
5651 struct il_priv *il =
5652 container_of(data, struct il_priv, init_alive_start.work);
5653
5654 mutex_lock(&il->mutex);
5655 if (test_bit(S_EXIT_PENDING, &il->status))
5656 goto out;
5657
5658 il->ops->init_alive_start(il);
5659 out:
5660 mutex_unlock(&il->mutex);
5661 }
5662
5663 static void
5664 il4965_bg_alive_start(struct work_struct *data)
5665 {
5666 struct il_priv *il =
5667 container_of(data, struct il_priv, alive_start.work);
5668
5669 mutex_lock(&il->mutex);
5670 if (test_bit(S_EXIT_PENDING, &il->status))
5671 goto out;
5672
5673 il4965_alive_start(il);
5674 out:
5675 mutex_unlock(&il->mutex);
5676 }
5677
5678 static void
5679 il4965_bg_run_time_calib_work(struct work_struct *work)
5680 {
5681 struct il_priv *il = container_of(work, struct il_priv,
5682 run_time_calib_work);
5683
5684 mutex_lock(&il->mutex);
5685
5686 if (test_bit(S_EXIT_PENDING, &il->status) ||
5687 test_bit(S_SCANNING, &il->status)) {
5688 mutex_unlock(&il->mutex);
5689 return;
5690 }
5691
5692 if (il->start_calib) {
5693 il4965_chain_noise_calibration(il, (void *)&il->_4965.stats);
5694 il4965_sensitivity_calibration(il, (void *)&il->_4965.stats);
5695 }
5696
5697 mutex_unlock(&il->mutex);
5698 }
5699
5700 static void
5701 il4965_bg_restart(struct work_struct *data)
5702 {
5703 struct il_priv *il = container_of(data, struct il_priv, restart);
5704
5705 if (test_bit(S_EXIT_PENDING, &il->status))
5706 return;
5707
5708 if (test_and_clear_bit(S_FW_ERROR, &il->status)) {
5709 mutex_lock(&il->mutex);
5710 il->is_open = 0;
5711
5712 __il4965_down(il);
5713
5714 mutex_unlock(&il->mutex);
5715 il4965_cancel_deferred_work(il);
5716 ieee80211_restart_hw(il->hw);
5717 } else {
5718 il4965_down(il);
5719
5720 mutex_lock(&il->mutex);
5721 if (test_bit(S_EXIT_PENDING, &il->status)) {
5722 mutex_unlock(&il->mutex);
5723 return;
5724 }
5725
5726 __il4965_up(il);
5727 mutex_unlock(&il->mutex);
5728 }
5729 }
5730
5731 static void
5732 il4965_bg_rx_replenish(struct work_struct *data)
5733 {
5734 struct il_priv *il = container_of(data, struct il_priv, rx_replenish);
5735
5736 if (test_bit(S_EXIT_PENDING, &il->status))
5737 return;
5738
5739 mutex_lock(&il->mutex);
5740 il4965_rx_replenish(il);
5741 mutex_unlock(&il->mutex);
5742 }
5743
5744 /*****************************************************************************
5745 *
5746 * mac80211 entry point functions
5747 *
5748 *****************************************************************************/
5749
5750 #define UCODE_READY_TIMEOUT (4 * HZ)
5751
5752 /*
5753 * Not a mac80211 entry point function, but it fits in with all the
5754 * other mac80211 functions grouped here.
5755 */
5756 static int
5757 il4965_mac_setup_register(struct il_priv *il, u32 max_probe_length)
5758 {
5759 int ret;
5760 struct ieee80211_hw *hw = il->hw;
5761
5762 hw->rate_control_algorithm = "iwl-4965-rs";
5763
5764 /* Tell mac80211 our characteristics */
5765 hw->flags =
5766 IEEE80211_HW_SIGNAL_DBM | IEEE80211_HW_AMPDU_AGGREGATION |
5767 IEEE80211_HW_NEED_DTIM_BEFORE_ASSOC | IEEE80211_HW_SPECTRUM_MGMT |
5768 IEEE80211_HW_REPORTS_TX_ACK_STATUS | IEEE80211_HW_SUPPORTS_PS |
5769 IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
5770 if (il->cfg->sku & IL_SKU_N)
5771 hw->flags |=
5772 IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
5773 IEEE80211_HW_SUPPORTS_STATIC_SMPS;
5774
5775 hw->sta_data_size = sizeof(struct il_station_priv);
5776 hw->vif_data_size = sizeof(struct il_vif_priv);
5777
5778 hw->wiphy->interface_modes =
5779 BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_ADHOC);
5780
5781 hw->wiphy->flags |=
5782 WIPHY_FLAG_CUSTOM_REGULATORY | WIPHY_FLAG_DISABLE_BEACON_HINTS |
5783 WIPHY_FLAG_IBSS_RSN;
5784
5785 /*
5786 * For now, disable PS by default because it affects
5787 * RX performance significantly.
5788 */
5789 hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
5790
5791 hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
5792 /* we create the 802.11 header and a zero-length SSID element */
5793 hw->wiphy->max_scan_ie_len = max_probe_length - 24 - 2;
5794
5795 /* Default value; 4 EDCA QOS priorities */
5796 hw->queues = 4;
5797
5798 hw->max_listen_interval = IL_CONN_MAX_LISTEN_INTERVAL;
5799
5800 if (il->bands[IEEE80211_BAND_2GHZ].n_channels)
5801 il->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
5802 &il->bands[IEEE80211_BAND_2GHZ];
5803 if (il->bands[IEEE80211_BAND_5GHZ].n_channels)
5804 il->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
5805 &il->bands[IEEE80211_BAND_5GHZ];
5806
5807 il_leds_init(il);
5808
5809 ret = ieee80211_register_hw(il->hw);
5810 if (ret) {
5811 IL_ERR("Failed to register hw (error %d)\n", ret);
5812 return ret;
5813 }
5814 il->mac80211_registered = 1;
5815
5816 return 0;
5817 }
5818
5819 int
5820 il4965_mac_start(struct ieee80211_hw *hw)
5821 {
5822 struct il_priv *il = hw->priv;
5823 int ret;
5824
5825 D_MAC80211("enter\n");
5826
5827 /* we should be verifying the device is ready to be opened */
5828 mutex_lock(&il->mutex);
5829 ret = __il4965_up(il);
5830 mutex_unlock(&il->mutex);
5831
5832 if (ret)
5833 return ret;
5834
5835 if (il_is_rfkill(il))
5836 goto out;
5837
5838 D_INFO("Start UP work done.\n");
5839
5840 /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
5841 * mac80211 will not be run successfully. */
5842 ret = wait_event_timeout(il->wait_command_queue,
5843 test_bit(S_READY, &il->status),
5844 UCODE_READY_TIMEOUT);
5845 if (!ret) {
5846 if (!test_bit(S_READY, &il->status)) {
5847 IL_ERR("START_ALIVE timeout after %dms.\n",
5848 jiffies_to_msecs(UCODE_READY_TIMEOUT));
5849 return -ETIMEDOUT;
5850 }
5851 }
5852
5853 il4965_led_enable(il);
5854
5855 out:
5856 il->is_open = 1;
5857 D_MAC80211("leave\n");
5858 return 0;
5859 }
5860
5861 void
5862 il4965_mac_stop(struct ieee80211_hw *hw)
5863 {
5864 struct il_priv *il = hw->priv;
5865
5866 D_MAC80211("enter\n");
5867
5868 if (!il->is_open)
5869 return;
5870
5871 il->is_open = 0;
5872
5873 il4965_down(il);
5874
5875 flush_workqueue(il->workqueue);
5876
5877 /* User space software may expect getting rfkill changes
5878 * even if interface is down */
5879 _il_wr(il, CSR_INT, 0xFFFFFFFF);
5880 il_enable_rfkill_int(il);
5881
5882 D_MAC80211("leave\n");
5883 }
5884
5885 void
5886 il4965_mac_tx(struct ieee80211_hw *hw,
5887 struct ieee80211_tx_control *control,
5888 struct sk_buff *skb)
5889 {
5890 struct il_priv *il = hw->priv;
5891
5892 D_MACDUMP("enter\n");
5893
5894 D_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
5895 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
5896
5897 if (il4965_tx_skb(il, control->sta, skb))
5898 dev_kfree_skb_any(skb);
5899
5900 D_MACDUMP("leave\n");
5901 }
5902
5903 void
5904 il4965_mac_update_tkip_key(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
5905 struct ieee80211_key_conf *keyconf,
5906 struct ieee80211_sta *sta, u32 iv32, u16 * phase1key)
5907 {
5908 struct il_priv *il = hw->priv;
5909
5910 D_MAC80211("enter\n");
5911
5912 il4965_update_tkip_key(il, keyconf, sta, iv32, phase1key);
5913
5914 D_MAC80211("leave\n");
5915 }
5916
5917 int
5918 il4965_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
5919 struct ieee80211_vif *vif, struct ieee80211_sta *sta,
5920 struct ieee80211_key_conf *key)
5921 {
5922 struct il_priv *il = hw->priv;
5923 int ret;
5924 u8 sta_id;
5925 bool is_default_wep_key = false;
5926
5927 D_MAC80211("enter\n");
5928
5929 if (il->cfg->mod_params->sw_crypto) {
5930 D_MAC80211("leave - hwcrypto disabled\n");
5931 return -EOPNOTSUPP;
5932 }
5933
5934 /*
5935 * To support IBSS RSN, don't program group keys in IBSS, the
5936 * hardware will then not attempt to decrypt the frames.
5937 */
5938 if (vif->type == NL80211_IFTYPE_ADHOC &&
5939 !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
5940 D_MAC80211("leave - ad-hoc group key\n");
5941 return -EOPNOTSUPP;
5942 }
5943
5944 sta_id = il_sta_id_or_broadcast(il, sta);
5945 if (sta_id == IL_INVALID_STATION)
5946 return -EINVAL;
5947
5948 mutex_lock(&il->mutex);
5949 il_scan_cancel_timeout(il, 100);
5950
5951 /*
5952 * If we are getting WEP group key and we didn't receive any key mapping
5953 * so far, we are in legacy wep mode (group key only), otherwise we are
5954 * in 1X mode.
5955 * In legacy wep mode, we use another host command to the uCode.
5956 */
5957 if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
5958 key->cipher == WLAN_CIPHER_SUITE_WEP104) && !sta) {
5959 if (cmd == SET_KEY)
5960 is_default_wep_key = !il->_4965.key_mapping_keys;
5961 else
5962 is_default_wep_key =
5963 (key->hw_key_idx == HW_KEY_DEFAULT);
5964 }
5965
5966 switch (cmd) {
5967 case SET_KEY:
5968 if (is_default_wep_key)
5969 ret = il4965_set_default_wep_key(il, key);
5970 else
5971 ret = il4965_set_dynamic_key(il, key, sta_id);
5972
5973 D_MAC80211("enable hwcrypto key\n");
5974 break;
5975 case DISABLE_KEY:
5976 if (is_default_wep_key)
5977 ret = il4965_remove_default_wep_key(il, key);
5978 else
5979 ret = il4965_remove_dynamic_key(il, key, sta_id);
5980
5981 D_MAC80211("disable hwcrypto key\n");
5982 break;
5983 default:
5984 ret = -EINVAL;
5985 }
5986
5987 mutex_unlock(&il->mutex);
5988 D_MAC80211("leave\n");
5989
5990 return ret;
5991 }
5992
5993 int
5994 il4965_mac_ampdu_action(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
5995 enum ieee80211_ampdu_mlme_action action,
5996 struct ieee80211_sta *sta, u16 tid, u16 * ssn,
5997 u8 buf_size)
5998 {
5999 struct il_priv *il = hw->priv;
6000 int ret = -EINVAL;
6001
6002 D_HT("A-MPDU action on addr %pM tid %d\n", sta->addr, tid);
6003
6004 if (!(il->cfg->sku & IL_SKU_N))
6005 return -EACCES;
6006
6007 mutex_lock(&il->mutex);
6008
6009 switch (action) {
6010 case IEEE80211_AMPDU_RX_START:
6011 D_HT("start Rx\n");
6012 ret = il4965_sta_rx_agg_start(il, sta, tid, *ssn);
6013 break;
6014 case IEEE80211_AMPDU_RX_STOP:
6015 D_HT("stop Rx\n");
6016 ret = il4965_sta_rx_agg_stop(il, sta, tid);
6017 if (test_bit(S_EXIT_PENDING, &il->status))
6018 ret = 0;
6019 break;
6020 case IEEE80211_AMPDU_TX_START:
6021 D_HT("start Tx\n");
6022 ret = il4965_tx_agg_start(il, vif, sta, tid, ssn);
6023 break;
6024 case IEEE80211_AMPDU_TX_STOP_CONT:
6025 case IEEE80211_AMPDU_TX_STOP_FLUSH:
6026 case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
6027 D_HT("stop Tx\n");
6028 ret = il4965_tx_agg_stop(il, vif, sta, tid);
6029 if (test_bit(S_EXIT_PENDING, &il->status))
6030 ret = 0;
6031 break;
6032 case IEEE80211_AMPDU_TX_OPERATIONAL:
6033 ret = 0;
6034 break;
6035 }
6036 mutex_unlock(&il->mutex);
6037
6038 return ret;
6039 }
6040
6041 int
6042 il4965_mac_sta_add(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
6043 struct ieee80211_sta *sta)
6044 {
6045 struct il_priv *il = hw->priv;
6046 struct il_station_priv *sta_priv = (void *)sta->drv_priv;
6047 bool is_ap = vif->type == NL80211_IFTYPE_STATION;
6048 int ret;
6049 u8 sta_id;
6050
6051 D_INFO("received request to add station %pM\n", sta->addr);
6052 mutex_lock(&il->mutex);
6053 D_INFO("proceeding to add station %pM\n", sta->addr);
6054 sta_priv->common.sta_id = IL_INVALID_STATION;
6055
6056 atomic_set(&sta_priv->pending_frames, 0);
6057
6058 ret =
6059 il_add_station_common(il, sta->addr, is_ap, sta, &sta_id);
6060 if (ret) {
6061 IL_ERR("Unable to add station %pM (%d)\n", sta->addr, ret);
6062 /* Should we return success if return code is EEXIST ? */
6063 mutex_unlock(&il->mutex);
6064 return ret;
6065 }
6066
6067 sta_priv->common.sta_id = sta_id;
6068
6069 /* Initialize rate scaling */
6070 D_INFO("Initializing rate scaling for station %pM\n", sta->addr);
6071 il4965_rs_rate_init(il, sta, sta_id);
6072 mutex_unlock(&il->mutex);
6073
6074 return 0;
6075 }
6076
6077 void
6078 il4965_mac_channel_switch(struct ieee80211_hw *hw,
6079 struct ieee80211_channel_switch *ch_switch)
6080 {
6081 struct il_priv *il = hw->priv;
6082 const struct il_channel_info *ch_info;
6083 struct ieee80211_conf *conf = &hw->conf;
6084 struct ieee80211_channel *channel = ch_switch->chandef.chan;
6085 struct il_ht_config *ht_conf = &il->current_ht_config;
6086 u16 ch;
6087
6088 D_MAC80211("enter\n");
6089
6090 mutex_lock(&il->mutex);
6091
6092 if (il_is_rfkill(il))
6093 goto out;
6094
6095 if (test_bit(S_EXIT_PENDING, &il->status) ||
6096 test_bit(S_SCANNING, &il->status) ||
6097 test_bit(S_CHANNEL_SWITCH_PENDING, &il->status))
6098 goto out;
6099
6100 if (!il_is_associated(il))
6101 goto out;
6102
6103 if (!il->ops->set_channel_switch)
6104 goto out;
6105
6106 ch = channel->hw_value;
6107 if (le16_to_cpu(il->active.channel) == ch)
6108 goto out;
6109
6110 ch_info = il_get_channel_info(il, channel->band, ch);
6111 if (!il_is_channel_valid(ch_info)) {
6112 D_MAC80211("invalid channel\n");
6113 goto out;
6114 }
6115
6116 spin_lock_irq(&il->lock);
6117
6118 il->current_ht_config.smps = conf->smps_mode;
6119
6120 /* Configure HT40 channels */
6121 switch (cfg80211_get_chandef_type(&ch_switch->chandef)) {
6122 case NL80211_CHAN_NO_HT:
6123 case NL80211_CHAN_HT20:
6124 il->ht.is_40mhz = false;
6125 il->ht.extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
6126 break;
6127 case NL80211_CHAN_HT40MINUS:
6128 il->ht.extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
6129 il->ht.is_40mhz = true;
6130 break;
6131 case NL80211_CHAN_HT40PLUS:
6132 il->ht.extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
6133 il->ht.is_40mhz = true;
6134 break;
6135 }
6136
6137 if ((le16_to_cpu(il->staging.channel) != ch))
6138 il->staging.flags = 0;
6139
6140 il_set_rxon_channel(il, channel);
6141 il_set_rxon_ht(il, ht_conf);
6142 il_set_flags_for_band(il, channel->band, il->vif);
6143
6144 spin_unlock_irq(&il->lock);
6145
6146 il_set_rate(il);
6147 /*
6148 * at this point, staging_rxon has the
6149 * configuration for channel switch
6150 */
6151 set_bit(S_CHANNEL_SWITCH_PENDING, &il->status);
6152 il->switch_channel = cpu_to_le16(ch);
6153 if (il->ops->set_channel_switch(il, ch_switch)) {
6154 clear_bit(S_CHANNEL_SWITCH_PENDING, &il->status);
6155 il->switch_channel = 0;
6156 ieee80211_chswitch_done(il->vif, false);
6157 }
6158
6159 out:
6160 mutex_unlock(&il->mutex);
6161 D_MAC80211("leave\n");
6162 }
6163
6164 void
6165 il4965_configure_filter(struct ieee80211_hw *hw, unsigned int changed_flags,
6166 unsigned int *total_flags, u64 multicast)
6167 {
6168 struct il_priv *il = hw->priv;
6169 __le32 filter_or = 0, filter_nand = 0;
6170
6171 #define CHK(test, flag) do { \
6172 if (*total_flags & (test)) \
6173 filter_or |= (flag); \
6174 else \
6175 filter_nand |= (flag); \
6176 } while (0)
6177
6178 D_MAC80211("Enter: changed: 0x%x, total: 0x%x\n", changed_flags,
6179 *total_flags);
6180
6181 CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
6182 /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */
6183 CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK);
6184 CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
6185
6186 #undef CHK
6187
6188 mutex_lock(&il->mutex);
6189
6190 il->staging.filter_flags &= ~filter_nand;
6191 il->staging.filter_flags |= filter_or;
6192
6193 /*
6194 * Not committing directly because hardware can perform a scan,
6195 * but we'll eventually commit the filter flags change anyway.
6196 */
6197
6198 mutex_unlock(&il->mutex);
6199
6200 /*
6201 * Receiving all multicast frames is always enabled by the
6202 * default flags setup in il_connection_init_rx_config()
6203 * since we currently do not support programming multicast
6204 * filters into the device.
6205 */
6206 *total_flags &=
6207 FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
6208 FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
6209 }
6210
6211 /*****************************************************************************
6212 *
6213 * driver setup and teardown
6214 *
6215 *****************************************************************************/
6216
6217 static void
6218 il4965_bg_txpower_work(struct work_struct *work)
6219 {
6220 struct il_priv *il = container_of(work, struct il_priv,
6221 txpower_work);
6222
6223 mutex_lock(&il->mutex);
6224
6225 /* If a scan happened to start before we got here
6226 * then just return; the stats notification will
6227 * kick off another scheduled work to compensate for
6228 * any temperature delta we missed here. */
6229 if (test_bit(S_EXIT_PENDING, &il->status) ||
6230 test_bit(S_SCANNING, &il->status))
6231 goto out;
6232
6233 /* Regardless of if we are associated, we must reconfigure the
6234 * TX power since frames can be sent on non-radar channels while
6235 * not associated */
6236 il->ops->send_tx_power(il);
6237
6238 /* Update last_temperature to keep is_calib_needed from running
6239 * when it isn't needed... */
6240 il->last_temperature = il->temperature;
6241 out:
6242 mutex_unlock(&il->mutex);
6243 }
6244
6245 static void
6246 il4965_setup_deferred_work(struct il_priv *il)
6247 {
6248 il->workqueue = create_singlethread_workqueue(DRV_NAME);
6249
6250 init_waitqueue_head(&il->wait_command_queue);
6251
6252 INIT_WORK(&il->restart, il4965_bg_restart);
6253 INIT_WORK(&il->rx_replenish, il4965_bg_rx_replenish);
6254 INIT_WORK(&il->run_time_calib_work, il4965_bg_run_time_calib_work);
6255 INIT_DELAYED_WORK(&il->init_alive_start, il4965_bg_init_alive_start);
6256 INIT_DELAYED_WORK(&il->alive_start, il4965_bg_alive_start);
6257
6258 il_setup_scan_deferred_work(il);
6259
6260 INIT_WORK(&il->txpower_work, il4965_bg_txpower_work);
6261
6262 init_timer(&il->stats_periodic);
6263 il->stats_periodic.data = (unsigned long)il;
6264 il->stats_periodic.function = il4965_bg_stats_periodic;
6265
6266 init_timer(&il->watchdog);
6267 il->watchdog.data = (unsigned long)il;
6268 il->watchdog.function = il_bg_watchdog;
6269
6270 tasklet_init(&il->irq_tasklet,
6271 (void (*)(unsigned long))il4965_irq_tasklet,
6272 (unsigned long)il);
6273 }
6274
6275 static void
6276 il4965_cancel_deferred_work(struct il_priv *il)
6277 {
6278 cancel_work_sync(&il->txpower_work);
6279 cancel_delayed_work_sync(&il->init_alive_start);
6280 cancel_delayed_work(&il->alive_start);
6281 cancel_work_sync(&il->run_time_calib_work);
6282
6283 il_cancel_scan_deferred_work(il);
6284
6285 del_timer_sync(&il->stats_periodic);
6286 }
6287
6288 static void
6289 il4965_init_hw_rates(struct il_priv *il, struct ieee80211_rate *rates)
6290 {
6291 int i;
6292
6293 for (i = 0; i < RATE_COUNT_LEGACY; i++) {
6294 rates[i].bitrate = il_rates[i].ieee * 5;
6295 rates[i].hw_value = i; /* Rate scaling will work on idxes */
6296 rates[i].hw_value_short = i;
6297 rates[i].flags = 0;
6298 if ((i >= IL_FIRST_CCK_RATE) && (i <= IL_LAST_CCK_RATE)) {
6299 /*
6300 * If CCK != 1M then set short preamble rate flag.
6301 */
6302 rates[i].flags |=
6303 (il_rates[i].plcp ==
6304 RATE_1M_PLCP) ? 0 : IEEE80211_RATE_SHORT_PREAMBLE;
6305 }
6306 }
6307 }
6308
6309 /*
6310 * Acquire il->lock before calling this function !
6311 */
6312 void
6313 il4965_set_wr_ptrs(struct il_priv *il, int txq_id, u32 idx)
6314 {
6315 il_wr(il, HBUS_TARG_WRPTR, (idx & 0xff) | (txq_id << 8));
6316 il_wr_prph(il, IL49_SCD_QUEUE_RDPTR(txq_id), idx);
6317 }
6318
6319 void
6320 il4965_tx_queue_set_status(struct il_priv *il, struct il_tx_queue *txq,
6321 int tx_fifo_id, int scd_retry)
6322 {
6323 int txq_id = txq->q.id;
6324
6325 /* Find out whether to activate Tx queue */
6326 int active = test_bit(txq_id, &il->txq_ctx_active_msk) ? 1 : 0;
6327
6328 /* Set up and activate */
6329 il_wr_prph(il, IL49_SCD_QUEUE_STATUS_BITS(txq_id),
6330 (active << IL49_SCD_QUEUE_STTS_REG_POS_ACTIVE) |
6331 (tx_fifo_id << IL49_SCD_QUEUE_STTS_REG_POS_TXF) |
6332 (scd_retry << IL49_SCD_QUEUE_STTS_REG_POS_WSL) |
6333 (scd_retry << IL49_SCD_QUEUE_STTS_REG_POS_SCD_ACK) |
6334 IL49_SCD_QUEUE_STTS_REG_MSK);
6335
6336 txq->sched_retry = scd_retry;
6337
6338 D_INFO("%s %s Queue %d on AC %d\n", active ? "Activate" : "Deactivate",
6339 scd_retry ? "BA" : "AC", txq_id, tx_fifo_id);
6340 }
6341
6342 static const struct ieee80211_ops il4965_mac_ops = {
6343 .tx = il4965_mac_tx,
6344 .start = il4965_mac_start,
6345 .stop = il4965_mac_stop,
6346 .add_interface = il_mac_add_interface,
6347 .remove_interface = il_mac_remove_interface,
6348 .change_interface = il_mac_change_interface,
6349 .config = il_mac_config,
6350 .configure_filter = il4965_configure_filter,
6351 .set_key = il4965_mac_set_key,
6352 .update_tkip_key = il4965_mac_update_tkip_key,
6353 .conf_tx = il_mac_conf_tx,
6354 .reset_tsf = il_mac_reset_tsf,
6355 .bss_info_changed = il_mac_bss_info_changed,
6356 .ampdu_action = il4965_mac_ampdu_action,
6357 .hw_scan = il_mac_hw_scan,
6358 .sta_add = il4965_mac_sta_add,
6359 .sta_remove = il_mac_sta_remove,
6360 .channel_switch = il4965_mac_channel_switch,
6361 .tx_last_beacon = il_mac_tx_last_beacon,
6362 .flush = il_mac_flush,
6363 };
6364
6365 static int
6366 il4965_init_drv(struct il_priv *il)
6367 {
6368 int ret;
6369
6370 spin_lock_init(&il->sta_lock);
6371 spin_lock_init(&il->hcmd_lock);
6372
6373 INIT_LIST_HEAD(&il->free_frames);
6374
6375 mutex_init(&il->mutex);
6376
6377 il->ieee_channels = NULL;
6378 il->ieee_rates = NULL;
6379 il->band = IEEE80211_BAND_2GHZ;
6380
6381 il->iw_mode = NL80211_IFTYPE_STATION;
6382 il->current_ht_config.smps = IEEE80211_SMPS_STATIC;
6383 il->missed_beacon_threshold = IL_MISSED_BEACON_THRESHOLD_DEF;
6384
6385 /* initialize force reset */
6386 il->force_reset.reset_duration = IL_DELAY_NEXT_FORCE_FW_RELOAD;
6387
6388 /* Choose which receivers/antennas to use */
6389 if (il->ops->set_rxon_chain)
6390 il->ops->set_rxon_chain(il);
6391
6392 il_init_scan_params(il);
6393
6394 ret = il_init_channel_map(il);
6395 if (ret) {
6396 IL_ERR("initializing regulatory failed: %d\n", ret);
6397 goto err;
6398 }
6399
6400 ret = il_init_geos(il);
6401 if (ret) {
6402 IL_ERR("initializing geos failed: %d\n", ret);
6403 goto err_free_channel_map;
6404 }
6405 il4965_init_hw_rates(il, il->ieee_rates);
6406
6407 return 0;
6408
6409 err_free_channel_map:
6410 il_free_channel_map(il);
6411 err:
6412 return ret;
6413 }
6414
6415 static void
6416 il4965_uninit_drv(struct il_priv *il)
6417 {
6418 il_free_geos(il);
6419 il_free_channel_map(il);
6420 kfree(il->scan_cmd);
6421 }
6422
6423 static void
6424 il4965_hw_detect(struct il_priv *il)
6425 {
6426 il->hw_rev = _il_rd(il, CSR_HW_REV);
6427 il->hw_wa_rev = _il_rd(il, CSR_HW_REV_WA_REG);
6428 il->rev_id = il->pci_dev->revision;
6429 D_INFO("HW Revision ID = 0x%X\n", il->rev_id);
6430 }
6431
6432 static struct il_sensitivity_ranges il4965_sensitivity = {
6433 .min_nrg_cck = 97,
6434 .max_nrg_cck = 0, /* not used, set to 0 */
6435
6436 .auto_corr_min_ofdm = 85,
6437 .auto_corr_min_ofdm_mrc = 170,
6438 .auto_corr_min_ofdm_x1 = 105,
6439 .auto_corr_min_ofdm_mrc_x1 = 220,
6440
6441 .auto_corr_max_ofdm = 120,
6442 .auto_corr_max_ofdm_mrc = 210,
6443 .auto_corr_max_ofdm_x1 = 140,
6444 .auto_corr_max_ofdm_mrc_x1 = 270,
6445
6446 .auto_corr_min_cck = 125,
6447 .auto_corr_max_cck = 200,
6448 .auto_corr_min_cck_mrc = 200,
6449 .auto_corr_max_cck_mrc = 400,
6450
6451 .nrg_th_cck = 100,
6452 .nrg_th_ofdm = 100,
6453
6454 .barker_corr_th_min = 190,
6455 .barker_corr_th_min_mrc = 390,
6456 .nrg_th_cca = 62,
6457 };
6458
6459 static void
6460 il4965_set_hw_params(struct il_priv *il)
6461 {
6462 il->hw_params.bcast_id = IL4965_BROADCAST_ID;
6463 il->hw_params.max_rxq_size = RX_QUEUE_SIZE;
6464 il->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
6465 if (il->cfg->mod_params->amsdu_size_8K)
6466 il->hw_params.rx_page_order = get_order(IL_RX_BUF_SIZE_8K);
6467 else
6468 il->hw_params.rx_page_order = get_order(IL_RX_BUF_SIZE_4K);
6469
6470 il->hw_params.max_beacon_itrvl = IL_MAX_UCODE_BEACON_INTERVAL;
6471
6472 if (il->cfg->mod_params->disable_11n)
6473 il->cfg->sku &= ~IL_SKU_N;
6474
6475 if (il->cfg->mod_params->num_of_queues >= IL_MIN_NUM_QUEUES &&
6476 il->cfg->mod_params->num_of_queues <= IL49_NUM_QUEUES)
6477 il->cfg->num_of_queues =
6478 il->cfg->mod_params->num_of_queues;
6479
6480 il->hw_params.max_txq_num = il->cfg->num_of_queues;
6481 il->hw_params.dma_chnl_num = FH49_TCSR_CHNL_NUM;
6482 il->hw_params.scd_bc_tbls_size =
6483 il->cfg->num_of_queues *
6484 sizeof(struct il4965_scd_bc_tbl);
6485
6486 il->hw_params.tfd_size = sizeof(struct il_tfd);
6487 il->hw_params.max_stations = IL4965_STATION_COUNT;
6488 il->hw_params.max_data_size = IL49_RTC_DATA_SIZE;
6489 il->hw_params.max_inst_size = IL49_RTC_INST_SIZE;
6490 il->hw_params.max_bsm_size = BSM_SRAM_SIZE;
6491 il->hw_params.ht40_channel = BIT(IEEE80211_BAND_5GHZ);
6492
6493 il->hw_params.rx_wrt_ptr_reg = FH49_RSCSR_CHNL0_WPTR;
6494
6495 il->hw_params.tx_chains_num = il4965_num_of_ant(il->cfg->valid_tx_ant);
6496 il->hw_params.rx_chains_num = il4965_num_of_ant(il->cfg->valid_rx_ant);
6497 il->hw_params.valid_tx_ant = il->cfg->valid_tx_ant;
6498 il->hw_params.valid_rx_ant = il->cfg->valid_rx_ant;
6499
6500 il->hw_params.ct_kill_threshold =
6501 CELSIUS_TO_KELVIN(CT_KILL_THRESHOLD_LEGACY);
6502
6503 il->hw_params.sens = &il4965_sensitivity;
6504 il->hw_params.beacon_time_tsf_bits = IL4965_EXT_BEACON_TIME_POS;
6505 }
6506
6507 static int
6508 il4965_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
6509 {
6510 int err = 0;
6511 struct il_priv *il;
6512 struct ieee80211_hw *hw;
6513 struct il_cfg *cfg = (struct il_cfg *)(ent->driver_data);
6514 unsigned long flags;
6515 u16 pci_cmd;
6516
6517 /************************
6518 * 1. Allocating HW data
6519 ************************/
6520
6521 hw = ieee80211_alloc_hw(sizeof(struct il_priv), &il4965_mac_ops);
6522 if (!hw) {
6523 err = -ENOMEM;
6524 goto out;
6525 }
6526 il = hw->priv;
6527 il->hw = hw;
6528 SET_IEEE80211_DEV(hw, &pdev->dev);
6529
6530 D_INFO("*** LOAD DRIVER ***\n");
6531 il->cfg = cfg;
6532 il->ops = &il4965_ops;
6533 #ifdef CONFIG_IWLEGACY_DEBUGFS
6534 il->debugfs_ops = &il4965_debugfs_ops;
6535 #endif
6536 il->pci_dev = pdev;
6537 il->inta_mask = CSR_INI_SET_MASK;
6538
6539 /**************************
6540 * 2. Initializing PCI bus
6541 **************************/
6542 pci_disable_link_state(pdev,
6543 PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
6544 PCIE_LINK_STATE_CLKPM);
6545
6546 if (pci_enable_device(pdev)) {
6547 err = -ENODEV;
6548 goto out_ieee80211_free_hw;
6549 }
6550
6551 pci_set_master(pdev);
6552
6553 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
6554 if (!err)
6555 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
6556 if (err) {
6557 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
6558 if (!err)
6559 err =
6560 pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
6561 /* both attempts failed: */
6562 if (err) {
6563 IL_WARN("No suitable DMA available.\n");
6564 goto out_pci_disable_device;
6565 }
6566 }
6567
6568 err = pci_request_regions(pdev, DRV_NAME);
6569 if (err)
6570 goto out_pci_disable_device;
6571
6572 pci_set_drvdata(pdev, il);
6573
6574 /***********************
6575 * 3. Read REV register
6576 ***********************/
6577 il->hw_base = pci_ioremap_bar(pdev, 0);
6578 if (!il->hw_base) {
6579 err = -ENODEV;
6580 goto out_pci_release_regions;
6581 }
6582
6583 D_INFO("pci_resource_len = 0x%08llx\n",
6584 (unsigned long long)pci_resource_len(pdev, 0));
6585 D_INFO("pci_resource_base = %p\n", il->hw_base);
6586
6587 /* these spin locks will be used in apm_ops.init and EEPROM access
6588 * we should init now
6589 */
6590 spin_lock_init(&il->reg_lock);
6591 spin_lock_init(&il->lock);
6592
6593 /*
6594 * stop and reset the on-board processor just in case it is in a
6595 * strange state ... like being left stranded by a primary kernel
6596 * and this is now the kdump kernel trying to start up
6597 */
6598 _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
6599
6600 il4965_hw_detect(il);
6601 IL_INFO("Detected %s, REV=0x%X\n", il->cfg->name, il->hw_rev);
6602
6603 /* We disable the RETRY_TIMEOUT register (0x41) to keep
6604 * PCI Tx retries from interfering with C3 CPU state */
6605 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
6606
6607 il4965_prepare_card_hw(il);
6608 if (!il->hw_ready) {
6609 IL_WARN("Failed, HW not ready\n");
6610 err = -EIO;
6611 goto out_iounmap;
6612 }
6613
6614 /*****************
6615 * 4. Read EEPROM
6616 *****************/
6617 /* Read the EEPROM */
6618 err = il_eeprom_init(il);
6619 if (err) {
6620 IL_ERR("Unable to init EEPROM\n");
6621 goto out_iounmap;
6622 }
6623 err = il4965_eeprom_check_version(il);
6624 if (err)
6625 goto out_free_eeprom;
6626
6627 /* extract MAC Address */
6628 il4965_eeprom_get_mac(il, il->addresses[0].addr);
6629 D_INFO("MAC address: %pM\n", il->addresses[0].addr);
6630 il->hw->wiphy->addresses = il->addresses;
6631 il->hw->wiphy->n_addresses = 1;
6632
6633 /************************
6634 * 5. Setup HW constants
6635 ************************/
6636 il4965_set_hw_params(il);
6637
6638 /*******************
6639 * 6. Setup il
6640 *******************/
6641
6642 err = il4965_init_drv(il);
6643 if (err)
6644 goto out_free_eeprom;
6645 /* At this point both hw and il are initialized. */
6646
6647 /********************
6648 * 7. Setup services
6649 ********************/
6650 spin_lock_irqsave(&il->lock, flags);
6651 il_disable_interrupts(il);
6652 spin_unlock_irqrestore(&il->lock, flags);
6653
6654 pci_enable_msi(il->pci_dev);
6655
6656 err = request_irq(il->pci_dev->irq, il_isr, IRQF_SHARED, DRV_NAME, il);
6657 if (err) {
6658 IL_ERR("Error allocating IRQ %d\n", il->pci_dev->irq);
6659 goto out_disable_msi;
6660 }
6661
6662 il4965_setup_deferred_work(il);
6663 il4965_setup_handlers(il);
6664
6665 /*********************************************
6666 * 8. Enable interrupts and read RFKILL state
6667 *********************************************/
6668
6669 /* enable rfkill interrupt: hw bug w/a */
6670 pci_read_config_word(il->pci_dev, PCI_COMMAND, &pci_cmd);
6671 if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
6672 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
6673 pci_write_config_word(il->pci_dev, PCI_COMMAND, pci_cmd);
6674 }
6675
6676 il_enable_rfkill_int(il);
6677
6678 /* If platform's RF_KILL switch is NOT set to KILL */
6679 if (_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
6680 clear_bit(S_RFKILL, &il->status);
6681 else
6682 set_bit(S_RFKILL, &il->status);
6683
6684 wiphy_rfkill_set_hw_state(il->hw->wiphy,
6685 test_bit(S_RFKILL, &il->status));
6686
6687 il_power_initialize(il);
6688
6689 init_completion(&il->_4965.firmware_loading_complete);
6690
6691 err = il4965_request_firmware(il, true);
6692 if (err)
6693 goto out_destroy_workqueue;
6694
6695 return 0;
6696
6697 out_destroy_workqueue:
6698 destroy_workqueue(il->workqueue);
6699 il->workqueue = NULL;
6700 free_irq(il->pci_dev->irq, il);
6701 out_disable_msi:
6702 pci_disable_msi(il->pci_dev);
6703 il4965_uninit_drv(il);
6704 out_free_eeprom:
6705 il_eeprom_free(il);
6706 out_iounmap:
6707 iounmap(il->hw_base);
6708 out_pci_release_regions:
6709 pci_set_drvdata(pdev, NULL);
6710 pci_release_regions(pdev);
6711 out_pci_disable_device:
6712 pci_disable_device(pdev);
6713 out_ieee80211_free_hw:
6714 ieee80211_free_hw(il->hw);
6715 out:
6716 return err;
6717 }
6718
6719 static void
6720 il4965_pci_remove(struct pci_dev *pdev)
6721 {
6722 struct il_priv *il = pci_get_drvdata(pdev);
6723 unsigned long flags;
6724
6725 if (!il)
6726 return;
6727
6728 wait_for_completion(&il->_4965.firmware_loading_complete);
6729
6730 D_INFO("*** UNLOAD DRIVER ***\n");
6731
6732 il_dbgfs_unregister(il);
6733 sysfs_remove_group(&pdev->dev.kobj, &il_attribute_group);
6734
6735 /* ieee80211_unregister_hw call wil cause il_mac_stop to
6736 * to be called and il4965_down since we are removing the device
6737 * we need to set S_EXIT_PENDING bit.
6738 */
6739 set_bit(S_EXIT_PENDING, &il->status);
6740
6741 il_leds_exit(il);
6742
6743 if (il->mac80211_registered) {
6744 ieee80211_unregister_hw(il->hw);
6745 il->mac80211_registered = 0;
6746 } else {
6747 il4965_down(il);
6748 }
6749
6750 /*
6751 * Make sure device is reset to low power before unloading driver.
6752 * This may be redundant with il4965_down(), but there are paths to
6753 * run il4965_down() without calling apm_ops.stop(), and there are
6754 * paths to avoid running il4965_down() at all before leaving driver.
6755 * This (inexpensive) call *makes sure* device is reset.
6756 */
6757 il_apm_stop(il);
6758
6759 /* make sure we flush any pending irq or
6760 * tasklet for the driver
6761 */
6762 spin_lock_irqsave(&il->lock, flags);
6763 il_disable_interrupts(il);
6764 spin_unlock_irqrestore(&il->lock, flags);
6765
6766 il4965_synchronize_irq(il);
6767
6768 il4965_dealloc_ucode_pci(il);
6769
6770 if (il->rxq.bd)
6771 il4965_rx_queue_free(il, &il->rxq);
6772 il4965_hw_txq_ctx_free(il);
6773
6774 il_eeprom_free(il);
6775
6776 /*netif_stop_queue(dev); */
6777 flush_workqueue(il->workqueue);
6778
6779 /* ieee80211_unregister_hw calls il_mac_stop, which flushes
6780 * il->workqueue... so we can't take down the workqueue
6781 * until now... */
6782 destroy_workqueue(il->workqueue);
6783 il->workqueue = NULL;
6784
6785 free_irq(il->pci_dev->irq, il);
6786 pci_disable_msi(il->pci_dev);
6787 iounmap(il->hw_base);
6788 pci_release_regions(pdev);
6789 pci_disable_device(pdev);
6790 pci_set_drvdata(pdev, NULL);
6791
6792 il4965_uninit_drv(il);
6793
6794 dev_kfree_skb(il->beacon_skb);
6795
6796 ieee80211_free_hw(il->hw);
6797 }
6798
6799 /*
6800 * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask
6801 * must be called under il->lock and mac access
6802 */
6803 void
6804 il4965_txq_set_sched(struct il_priv *il, u32 mask)
6805 {
6806 il_wr_prph(il, IL49_SCD_TXFACT, mask);
6807 }
6808
6809 /*****************************************************************************
6810 *
6811 * driver and module entry point
6812 *
6813 *****************************************************************************/
6814
6815 /* Hardware specific file defines the PCI IDs table for that hardware module */
6816 static DEFINE_PCI_DEVICE_TABLE(il4965_hw_card_ids) = {
6817 {IL_PCI_DEVICE(0x4229, PCI_ANY_ID, il4965_cfg)},
6818 {IL_PCI_DEVICE(0x4230, PCI_ANY_ID, il4965_cfg)},
6819 {0}
6820 };
6821 MODULE_DEVICE_TABLE(pci, il4965_hw_card_ids);
6822
6823 static struct pci_driver il4965_driver = {
6824 .name = DRV_NAME,
6825 .id_table = il4965_hw_card_ids,
6826 .probe = il4965_pci_probe,
6827 .remove = il4965_pci_remove,
6828 .driver.pm = IL_LEGACY_PM_OPS,
6829 };
6830
6831 static int __init
6832 il4965_init(void)
6833 {
6834
6835 int ret;
6836 pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
6837 pr_info(DRV_COPYRIGHT "\n");
6838
6839 ret = il4965_rate_control_register();
6840 if (ret) {
6841 pr_err("Unable to register rate control algorithm: %d\n", ret);
6842 return ret;
6843 }
6844
6845 ret = pci_register_driver(&il4965_driver);
6846 if (ret) {
6847 pr_err("Unable to initialize PCI module\n");
6848 goto error_register;
6849 }
6850
6851 return ret;
6852
6853 error_register:
6854 il4965_rate_control_unregister();
6855 return ret;
6856 }
6857
6858 static void __exit
6859 il4965_exit(void)
6860 {
6861 pci_unregister_driver(&il4965_driver);
6862 il4965_rate_control_unregister();
6863 }
6864
6865 module_exit(il4965_exit);
6866 module_init(il4965_init);
6867
6868 #ifdef CONFIG_IWLEGACY_DEBUG
6869 module_param_named(debug, il_debug_level, uint, S_IRUGO | S_IWUSR);
6870 MODULE_PARM_DESC(debug, "debug output mask");
6871 #endif
6872
6873 module_param_named(swcrypto, il4965_mod_params.sw_crypto, int, S_IRUGO);
6874 MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
6875 module_param_named(queues_num, il4965_mod_params.num_of_queues, int, S_IRUGO);
6876 MODULE_PARM_DESC(queues_num, "number of hw queues.");
6877 module_param_named(11n_disable, il4965_mod_params.disable_11n, int, S_IRUGO);
6878 MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
6879 module_param_named(amsdu_size_8K, il4965_mod_params.amsdu_size_8K, int,
6880 S_IRUGO);
6881 MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
6882 module_param_named(fw_restart, il4965_mod_params.restart_fw, int, S_IRUGO);
6883 MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
Linux with added FPC-III support