dt-bindings: mtd: ingenic: Use standard ecc-engine property
[linux/fpc-iii.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_gart.h
blobafa2e2877d87cf7065d7000a4a5ed451ca673e43
1 /*
2 * Copyright 2017 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #ifndef __AMDGPU_GART_H__
25 #define __AMDGPU_GART_H__
27 #include <linux/types.h>
30 * GART structures, functions & helpers
32 struct amdgpu_device;
33 struct amdgpu_bo;
35 #define AMDGPU_GPU_PAGE_SIZE 4096
36 #define AMDGPU_GPU_PAGE_MASK (AMDGPU_GPU_PAGE_SIZE - 1)
37 #define AMDGPU_GPU_PAGE_SHIFT 12
38 #define AMDGPU_GPU_PAGE_ALIGN(a) (((a) + AMDGPU_GPU_PAGE_MASK) & ~AMDGPU_GPU_PAGE_MASK)
40 #define AMDGPU_GPU_PAGES_IN_CPU_PAGE (PAGE_SIZE / AMDGPU_GPU_PAGE_SIZE)
42 struct amdgpu_gart {
43 struct amdgpu_bo *bo;
44 /* CPU kmapped address of gart table */
45 void *ptr;
46 unsigned num_gpu_pages;
47 unsigned num_cpu_pages;
48 unsigned table_size;
49 #ifdef CONFIG_DRM_AMDGPU_GART_DEBUGFS
50 struct page **pages;
51 #endif
52 bool ready;
54 /* Asic default pte flags */
55 uint64_t gart_pte_flags;
58 int amdgpu_gart_table_vram_alloc(struct amdgpu_device *adev);
59 void amdgpu_gart_table_vram_free(struct amdgpu_device *adev);
60 int amdgpu_gart_table_vram_pin(struct amdgpu_device *adev);
61 void amdgpu_gart_table_vram_unpin(struct amdgpu_device *adev);
62 int amdgpu_gart_init(struct amdgpu_device *adev);
63 void amdgpu_gart_fini(struct amdgpu_device *adev);
64 int amdgpu_gart_unbind(struct amdgpu_device *adev, uint64_t offset,
65 int pages);
66 int amdgpu_gart_map(struct amdgpu_device *adev, uint64_t offset,
67 int pages, dma_addr_t *dma_addr, uint64_t flags,
68 void *dst);
69 int amdgpu_gart_bind(struct amdgpu_device *adev, uint64_t offset,
70 int pages, struct page **pagelist,
71 dma_addr_t *dma_addr, uint64_t flags);
73 #endif