2 * Copyright (C) STMicroelectronics SA 2014
3 * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics.
4 * License terms: GNU General Public License (GPL), version 2
7 #include <linux/delay.h>
10 #include "bdisp-filter.h"
11 #include "bdisp-reg.h"
13 /* Max width of the source frame in a single node */
14 #define MAX_SRC_WIDTH 2048
16 /* Reset & boot poll config */
17 #define POLL_RST_MAX 50
18 #define POLL_RST_DELAY_MS 20
20 enum bdisp_target_plan
{
27 bool cconv
; /* RGB - YUV conversion */
28 bool hflip
; /* Horizontal flip */
29 bool vflip
; /* Vertical flip */
30 bool wide
; /* Wide (>MAX_SRC_WIDTH) */
31 bool scale
; /* Scale */
32 u16 h_inc
; /* Horizontal increment in 6.10 format */
33 u16 v_inc
; /* Vertical increment in 6.10 format */
34 bool src_interlaced
; /* is the src an interlaced buffer */
35 u8 src_nbp
; /* nb of planes of the src */
36 bool src_yuv
; /* is the src a YUV color format */
37 bool src_420
; /* is the src 4:2:0 chroma subsampled */
38 u8 dst_nbp
; /* nb of planes of the dst */
39 bool dst_yuv
; /* is the dst a YUV color format */
40 bool dst_420
; /* is the dst 4:2:0 chroma subsampled */
43 struct bdisp_filter_addr
{
44 u16 min
; /* Filter min scale factor (6.10 fixed point) */
45 u16 max
; /* Filter max scale factor (6.10 fixed point) */
46 void *virt
; /* Virtual address for filter table */
47 dma_addr_t paddr
; /* Physical address for filter table */
50 static const struct bdisp_filter_h_spec bdisp_h_spec
[] = {
55 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00,
56 0x00, 0x00, 0xff, 0x07, 0x3d, 0xfc, 0x01, 0x00,
57 0x00, 0x01, 0xfd, 0x11, 0x36, 0xf9, 0x02, 0x00,
58 0x00, 0x01, 0xfb, 0x1b, 0x2e, 0xf9, 0x02, 0x00,
59 0x00, 0x01, 0xf9, 0x26, 0x26, 0xf9, 0x01, 0x00,
60 0x00, 0x02, 0xf9, 0x30, 0x19, 0xfb, 0x01, 0x00,
61 0x00, 0x02, 0xf9, 0x39, 0x0e, 0xfd, 0x01, 0x00,
62 0x00, 0x01, 0xfc, 0x3e, 0x06, 0xff, 0x00, 0x00
69 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00,
70 0xff, 0x03, 0xfd, 0x08, 0x3e, 0xf9, 0x04, 0xfe,
71 0xfd, 0x06, 0xf8, 0x13, 0x3b, 0xf4, 0x07, 0xfc,
72 0xfb, 0x08, 0xf5, 0x1f, 0x34, 0xf1, 0x09, 0xfb,
73 0xfb, 0x09, 0xf2, 0x2b, 0x2a, 0xf1, 0x09, 0xfb,
74 0xfb, 0x09, 0xf2, 0x35, 0x1e, 0xf4, 0x08, 0xfb,
75 0xfc, 0x07, 0xf5, 0x3c, 0x12, 0xf7, 0x06, 0xfd,
76 0xfe, 0x04, 0xfa, 0x3f, 0x07, 0xfc, 0x03, 0xff
83 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00,
84 0xff, 0x03, 0xfd, 0x08, 0x3e, 0xf9, 0x04, 0xfe,
85 0xfd, 0x06, 0xf8, 0x13, 0x3b, 0xf4, 0x07, 0xfc,
86 0xfb, 0x08, 0xf5, 0x1f, 0x34, 0xf1, 0x09, 0xfb,
87 0xfb, 0x09, 0xf2, 0x2b, 0x2a, 0xf1, 0x09, 0xfb,
88 0xfb, 0x09, 0xf2, 0x35, 0x1e, 0xf4, 0x08, 0xfb,
89 0xfc, 0x07, 0xf5, 0x3c, 0x12, 0xf7, 0x06, 0xfd,
90 0xfe, 0x04, 0xfa, 0x3f, 0x07, 0xfc, 0x03, 0xff
97 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00,
98 0xff, 0x03, 0xfd, 0x08, 0x3e, 0xf9, 0x04, 0xfe,
99 0xfd, 0x06, 0xf8, 0x13, 0x3b, 0xf4, 0x07, 0xfc,
100 0xfb, 0x08, 0xf5, 0x1f, 0x34, 0xf1, 0x09, 0xfb,
101 0xfb, 0x09, 0xf2, 0x2b, 0x2a, 0xf1, 0x09, 0xfb,
102 0xfb, 0x09, 0xf2, 0x35, 0x1e, 0xf4, 0x08, 0xfb,
103 0xfc, 0x07, 0xf5, 0x3c, 0x12, 0xf7, 0x06, 0xfd,
104 0xfe, 0x04, 0xfa, 0x3f, 0x07, 0xfc, 0x03, 0xff
111 0xfd, 0x04, 0xfc, 0x05, 0x39, 0x05, 0xfc, 0x04,
112 0xfc, 0x06, 0xf9, 0x0c, 0x39, 0xfe, 0x00, 0x02,
113 0xfb, 0x08, 0xf6, 0x17, 0x35, 0xf9, 0x02, 0x00,
114 0xfc, 0x08, 0xf4, 0x20, 0x30, 0xf4, 0x05, 0xff,
115 0xfd, 0x07, 0xf4, 0x29, 0x28, 0xf3, 0x07, 0xfd,
116 0xff, 0x05, 0xf5, 0x31, 0x1f, 0xf3, 0x08, 0xfc,
117 0x00, 0x02, 0xf9, 0x38, 0x14, 0xf6, 0x08, 0xfb,
118 0x02, 0x00, 0xff, 0x3a, 0x0b, 0xf8, 0x06, 0xfc
125 0xfc, 0x06, 0xf9, 0x09, 0x34, 0x09, 0xf9, 0x06,
126 0xfd, 0x07, 0xf7, 0x10, 0x32, 0x02, 0xfc, 0x05,
127 0xfe, 0x07, 0xf6, 0x17, 0x2f, 0xfc, 0xff, 0x04,
128 0xff, 0x06, 0xf5, 0x20, 0x2a, 0xf9, 0x01, 0x02,
129 0x00, 0x04, 0xf6, 0x27, 0x25, 0xf6, 0x04, 0x00,
130 0x02, 0x01, 0xf9, 0x2d, 0x1d, 0xf5, 0x06, 0xff,
131 0x04, 0xff, 0xfd, 0x31, 0x15, 0xf5, 0x07, 0xfe,
132 0x05, 0xfc, 0x02, 0x35, 0x0d, 0xf7, 0x07, 0xfd
139 0xfe, 0x06, 0xf8, 0x0b, 0x30, 0x0b, 0xf8, 0x06,
140 0xff, 0x06, 0xf7, 0x12, 0x2d, 0x05, 0xfa, 0x06,
141 0x00, 0x04, 0xf6, 0x18, 0x2c, 0x00, 0xfc, 0x06,
142 0x01, 0x02, 0xf7, 0x1f, 0x27, 0xfd, 0xff, 0x04,
143 0x03, 0x00, 0xf9, 0x24, 0x24, 0xf9, 0x00, 0x03,
144 0x04, 0xff, 0xfd, 0x29, 0x1d, 0xf7, 0x02, 0x01,
145 0x06, 0xfc, 0x00, 0x2d, 0x17, 0xf6, 0x04, 0x00,
146 0x06, 0xfa, 0x05, 0x30, 0x0f, 0xf7, 0x06, 0xff
153 0x05, 0xfd, 0xfb, 0x13, 0x25, 0x13, 0xfb, 0xfd,
154 0x05, 0xfc, 0xfd, 0x17, 0x24, 0x0f, 0xf9, 0xff,
155 0x04, 0xfa, 0xff, 0x1b, 0x24, 0x0b, 0xf9, 0x00,
156 0x03, 0xf9, 0x01, 0x1f, 0x23, 0x08, 0xf8, 0x01,
157 0x02, 0xf9, 0x04, 0x22, 0x20, 0x04, 0xf9, 0x02,
158 0x01, 0xf8, 0x08, 0x25, 0x1d, 0x01, 0xf9, 0x03,
159 0x00, 0xf9, 0x0c, 0x25, 0x1a, 0xfe, 0xfa, 0x04,
160 0xff, 0xf9, 0x10, 0x26, 0x15, 0xfc, 0xfc, 0x05
167 0xfc, 0xfd, 0x06, 0x13, 0x18, 0x13, 0x06, 0xfd,
168 0xfc, 0xfe, 0x08, 0x15, 0x17, 0x12, 0x04, 0xfc,
169 0xfb, 0xfe, 0x0a, 0x16, 0x18, 0x10, 0x03, 0xfc,
170 0xfb, 0x00, 0x0b, 0x18, 0x17, 0x0f, 0x01, 0xfb,
171 0xfb, 0x00, 0x0d, 0x19, 0x17, 0x0d, 0x00, 0xfb,
172 0xfb, 0x01, 0x0f, 0x19, 0x16, 0x0b, 0x00, 0xfb,
173 0xfc, 0x03, 0x11, 0x19, 0x15, 0x09, 0xfe, 0xfb,
174 0xfc, 0x04, 0x12, 0x1a, 0x12, 0x08, 0xfe, 0xfc
181 0xfe, 0x02, 0x09, 0x0f, 0x0e, 0x0f, 0x09, 0x02,
182 0xff, 0x02, 0x09, 0x0f, 0x10, 0x0e, 0x08, 0x01,
183 0xff, 0x03, 0x0a, 0x10, 0x10, 0x0d, 0x07, 0x00,
184 0x00, 0x04, 0x0b, 0x10, 0x0f, 0x0c, 0x06, 0x00,
185 0x00, 0x05, 0x0c, 0x10, 0x0e, 0x0c, 0x05, 0x00,
186 0x00, 0x06, 0x0c, 0x11, 0x0e, 0x0b, 0x04, 0x00,
187 0x00, 0x07, 0x0d, 0x11, 0x0f, 0x0a, 0x03, 0xff,
188 0x01, 0x08, 0x0e, 0x11, 0x0e, 0x09, 0x02, 0xff
195 0x00, 0x04, 0x09, 0x0c, 0x0e, 0x0c, 0x09, 0x04,
196 0x01, 0x05, 0x09, 0x0c, 0x0d, 0x0c, 0x08, 0x04,
197 0x01, 0x05, 0x0a, 0x0c, 0x0e, 0x0b, 0x08, 0x03,
198 0x02, 0x06, 0x0a, 0x0d, 0x0c, 0x0b, 0x07, 0x03,
199 0x02, 0x07, 0x0a, 0x0d, 0x0d, 0x0a, 0x07, 0x02,
200 0x03, 0x07, 0x0b, 0x0d, 0x0c, 0x0a, 0x06, 0x02,
201 0x03, 0x08, 0x0b, 0x0d, 0x0d, 0x0a, 0x05, 0x01,
202 0x04, 0x08, 0x0c, 0x0d, 0x0c, 0x09, 0x05, 0x01
209 0x03, 0x06, 0x09, 0x0b, 0x09, 0x0b, 0x09, 0x06,
210 0x03, 0x06, 0x09, 0x0b, 0x0c, 0x0a, 0x08, 0x05,
211 0x03, 0x06, 0x09, 0x0b, 0x0c, 0x0a, 0x08, 0x05,
212 0x04, 0x07, 0x09, 0x0b, 0x0b, 0x0a, 0x08, 0x04,
213 0x04, 0x07, 0x0a, 0x0b, 0x0b, 0x0a, 0x07, 0x04,
214 0x04, 0x08, 0x0a, 0x0b, 0x0b, 0x09, 0x07, 0x04,
215 0x05, 0x08, 0x0a, 0x0b, 0x0c, 0x09, 0x06, 0x03,
216 0x05, 0x08, 0x0a, 0x0b, 0x0c, 0x09, 0x06, 0x03
221 #define NB_H_FILTER ARRAY_SIZE(bdisp_h_spec)
224 static const struct bdisp_filter_v_spec bdisp_v_spec
[] = {
229 0x00, 0x00, 0x40, 0x00, 0x00,
230 0x00, 0x06, 0x3d, 0xfd, 0x00,
231 0xfe, 0x0f, 0x38, 0xfb, 0x00,
232 0xfd, 0x19, 0x2f, 0xfb, 0x00,
233 0xfc, 0x24, 0x24, 0xfc, 0x00,
234 0xfb, 0x2f, 0x19, 0xfd, 0x00,
235 0xfb, 0x38, 0x0f, 0xfe, 0x00,
236 0xfd, 0x3d, 0x06, 0x00, 0x00
243 0xfc, 0x05, 0x3e, 0x05, 0xfc,
244 0xf8, 0x0e, 0x3b, 0xff, 0x00,
245 0xf5, 0x18, 0x38, 0xf9, 0x02,
246 0xf4, 0x21, 0x31, 0xf5, 0x05,
247 0xf4, 0x2a, 0x27, 0xf4, 0x07,
248 0xf6, 0x30, 0x1e, 0xf4, 0x08,
249 0xf9, 0x35, 0x15, 0xf6, 0x07,
250 0xff, 0x37, 0x0b, 0xf9, 0x06
257 0xf8, 0x0a, 0x3c, 0x0a, 0xf8,
258 0xf6, 0x12, 0x3b, 0x02, 0xfb,
259 0xf4, 0x1b, 0x35, 0xfd, 0xff,
260 0xf4, 0x23, 0x30, 0xf8, 0x01,
261 0xf6, 0x29, 0x27, 0xf6, 0x04,
262 0xf9, 0x2e, 0x1e, 0xf5, 0x06,
263 0xfd, 0x31, 0x16, 0xf6, 0x06,
264 0x02, 0x32, 0x0d, 0xf8, 0x07
271 0xf6, 0x0e, 0x38, 0x0e, 0xf6,
272 0xf5, 0x15, 0x38, 0x06, 0xf8,
273 0xf5, 0x1d, 0x33, 0x00, 0xfb,
274 0xf6, 0x23, 0x2d, 0xfc, 0xfe,
275 0xf9, 0x28, 0x26, 0xf9, 0x00,
276 0xfc, 0x2c, 0x1e, 0xf7, 0x03,
277 0x00, 0x2e, 0x18, 0xf6, 0x04,
278 0x05, 0x2e, 0x11, 0xf7, 0x05
285 0xfb, 0x13, 0x24, 0x13, 0xfb,
286 0xfd, 0x17, 0x23, 0x0f, 0xfa,
287 0xff, 0x1a, 0x23, 0x0b, 0xf9,
288 0x01, 0x1d, 0x22, 0x07, 0xf9,
289 0x04, 0x20, 0x1f, 0x04, 0xf9,
290 0x07, 0x22, 0x1c, 0x01, 0xfa,
291 0x0b, 0x24, 0x17, 0xff, 0xfb,
292 0x0f, 0x24, 0x14, 0xfd, 0xfc
299 0x05, 0x10, 0x16, 0x10, 0x05,
300 0x06, 0x11, 0x16, 0x0f, 0x04,
301 0x08, 0x13, 0x15, 0x0e, 0x02,
302 0x09, 0x14, 0x16, 0x0c, 0x01,
303 0x0b, 0x15, 0x15, 0x0b, 0x00,
304 0x0d, 0x16, 0x13, 0x0a, 0x00,
305 0x0f, 0x17, 0x13, 0x08, 0xff,
306 0x11, 0x18, 0x12, 0x07, 0xfe
313 0x09, 0x0f, 0x10, 0x0f, 0x09,
314 0x09, 0x0f, 0x12, 0x0e, 0x08,
315 0x0a, 0x10, 0x11, 0x0e, 0x07,
316 0x0b, 0x11, 0x11, 0x0d, 0x06,
317 0x0c, 0x11, 0x12, 0x0c, 0x05,
318 0x0d, 0x12, 0x11, 0x0c, 0x04,
319 0x0e, 0x12, 0x11, 0x0b, 0x04,
320 0x0f, 0x13, 0x11, 0x0a, 0x03
327 0x0a, 0x0e, 0x10, 0x0e, 0x0a,
328 0x0b, 0x0e, 0x0f, 0x0e, 0x0a,
329 0x0b, 0x0f, 0x10, 0x0d, 0x09,
330 0x0c, 0x0f, 0x10, 0x0d, 0x08,
331 0x0d, 0x0f, 0x0f, 0x0d, 0x08,
332 0x0d, 0x10, 0x10, 0x0c, 0x07,
333 0x0e, 0x10, 0x0f, 0x0c, 0x07,
334 0x0f, 0x10, 0x10, 0x0b, 0x06
341 0x0b, 0x0e, 0x0e, 0x0e, 0x0b,
342 0x0b, 0x0e, 0x0f, 0x0d, 0x0b,
343 0x0c, 0x0e, 0x0f, 0x0d, 0x0a,
344 0x0c, 0x0e, 0x0f, 0x0d, 0x0a,
345 0x0d, 0x0f, 0x0e, 0x0d, 0x09,
346 0x0d, 0x0f, 0x0f, 0x0c, 0x09,
347 0x0e, 0x0f, 0x0e, 0x0c, 0x09,
348 0x0e, 0x0f, 0x0f, 0x0c, 0x08
353 #define NB_V_FILTER ARRAY_SIZE(bdisp_v_spec)
355 static struct bdisp_filter_addr bdisp_h_filter
[NB_H_FILTER
];
356 static struct bdisp_filter_addr bdisp_v_filter
[NB_V_FILTER
];
360 * @bdisp: bdisp entity
367 int bdisp_hw_reset(struct bdisp_dev
*bdisp
)
371 dev_dbg(bdisp
->dev
, "%s\n", __func__
);
374 writel(0, bdisp
->regs
+ BLT_ITM0
);
377 writel(readl(bdisp
->regs
+ BLT_CTL
) | BLT_CTL_RESET
,
378 bdisp
->regs
+ BLT_CTL
);
379 writel(0, bdisp
->regs
+ BLT_CTL
);
381 /* Wait for reset done */
382 for (i
= 0; i
< POLL_RST_MAX
; i
++) {
383 if (readl(bdisp
->regs
+ BLT_STA1
) & BLT_STA1_IDLE
)
385 msleep(POLL_RST_DELAY_MS
);
387 if (i
== POLL_RST_MAX
)
388 dev_err(bdisp
->dev
, "Reset timeout\n");
390 return (i
== POLL_RST_MAX
) ? -EAGAIN
: 0;
394 * bdisp_hw_get_and_clear_irq
395 * @bdisp: bdisp entity
397 * Read then reset interrupt status
400 * 0 if expected interrupt was raised.
402 int bdisp_hw_get_and_clear_irq(struct bdisp_dev
*bdisp
)
406 its
= readl(bdisp
->regs
+ BLT_ITS
);
408 /* Check for the only expected IT: LastNode of AQ1 */
409 if (!(its
& BLT_ITS_AQ1_LNA
)) {
410 dev_dbg(bdisp
->dev
, "Unexpected IT status: 0x%08X\n", its
);
411 writel(its
, bdisp
->regs
+ BLT_ITS
);
416 writel(its
, bdisp
->regs
+ BLT_ITS
);
417 writel(0, bdisp
->regs
+ BLT_ITM0
);
423 * bdisp_hw_free_nodes
424 * @ctx: bdisp context
431 void bdisp_hw_free_nodes(struct bdisp_ctx
*ctx
)
433 if (ctx
&& ctx
->node
[0])
434 dma_free_attrs(ctx
->bdisp_dev
->dev
,
435 sizeof(struct bdisp_node
) * MAX_NB_NODE
,
436 ctx
->node
[0], ctx
->node_paddr
[0],
437 DMA_ATTR_WRITE_COMBINE
);
441 * bdisp_hw_alloc_nodes
442 * @ctx: bdisp context
444 * Allocate dma memory for nodes
449 int bdisp_hw_alloc_nodes(struct bdisp_ctx
*ctx
)
451 struct device
*dev
= ctx
->bdisp_dev
->dev
;
452 unsigned int i
, node_size
= sizeof(struct bdisp_node
);
456 /* Allocate all the nodes within a single memory page */
457 base
= dma_alloc_attrs(dev
, node_size
* MAX_NB_NODE
, &paddr
,
458 GFP_KERNEL
| GFP_DMA
, DMA_ATTR_WRITE_COMBINE
);
460 dev_err(dev
, "%s no mem\n", __func__
);
464 memset(base
, 0, node_size
* MAX_NB_NODE
);
466 for (i
= 0; i
< MAX_NB_NODE
; i
++) {
468 ctx
->node_paddr
[i
] = paddr
;
469 dev_dbg(dev
, "node[%d]=0x%p (paddr=%pad)\n", i
, ctx
->node
[i
],
479 * bdisp_hw_free_filters
482 * Free filters memory
487 void bdisp_hw_free_filters(struct device
*dev
)
489 int size
= (BDISP_HF_NB
* NB_H_FILTER
) + (BDISP_VF_NB
* NB_V_FILTER
);
491 if (bdisp_h_filter
[0].virt
)
492 dma_free_attrs(dev
, size
, bdisp_h_filter
[0].virt
,
493 bdisp_h_filter
[0].paddr
, DMA_ATTR_WRITE_COMBINE
);
497 * bdisp_hw_alloc_filters
500 * Allocate dma memory for filters
505 int bdisp_hw_alloc_filters(struct device
*dev
)
507 unsigned int i
, size
;
511 /* Allocate all the filters within a single memory page */
512 size
= (BDISP_HF_NB
* NB_H_FILTER
) + (BDISP_VF_NB
* NB_V_FILTER
);
513 base
= dma_alloc_attrs(dev
, size
, &paddr
, GFP_KERNEL
| GFP_DMA
,
514 DMA_ATTR_WRITE_COMBINE
);
518 /* Setup filter addresses */
519 for (i
= 0; i
< NB_H_FILTER
; i
++) {
520 bdisp_h_filter
[i
].min
= bdisp_h_spec
[i
].min
;
521 bdisp_h_filter
[i
].max
= bdisp_h_spec
[i
].max
;
522 memcpy(base
, bdisp_h_spec
[i
].coef
, BDISP_HF_NB
);
523 bdisp_h_filter
[i
].virt
= base
;
524 bdisp_h_filter
[i
].paddr
= paddr
;
526 paddr
+= BDISP_HF_NB
;
529 for (i
= 0; i
< NB_V_FILTER
; i
++) {
530 bdisp_v_filter
[i
].min
= bdisp_v_spec
[i
].min
;
531 bdisp_v_filter
[i
].max
= bdisp_v_spec
[i
].max
;
532 memcpy(base
, bdisp_v_spec
[i
].coef
, BDISP_VF_NB
);
533 bdisp_v_filter
[i
].virt
= base
;
534 bdisp_v_filter
[i
].paddr
= paddr
;
536 paddr
+= BDISP_VF_NB
;
543 * bdisp_hw_get_hf_addr
544 * @inc: resize increment
546 * Find the horizontal filter table that fits the resize increment
549 * table physical address
551 static dma_addr_t
bdisp_hw_get_hf_addr(u16 inc
)
555 for (i
= NB_H_FILTER
- 1; i
> 0; i
--)
556 if ((bdisp_h_filter
[i
].min
< inc
) &&
557 (inc
<= bdisp_h_filter
[i
].max
))
560 return bdisp_h_filter
[i
].paddr
;
564 * bdisp_hw_get_vf_addr
565 * @inc: resize increment
567 * Find the vertical filter table that fits the resize increment
570 * table physical address
572 static dma_addr_t
bdisp_hw_get_vf_addr(u16 inc
)
576 for (i
= NB_V_FILTER
- 1; i
> 0; i
--)
577 if ((bdisp_v_filter
[i
].min
< inc
) &&
578 (inc
<= bdisp_v_filter
[i
].max
))
581 return bdisp_v_filter
[i
].paddr
;
588 * @inc: resize increment in 6.10 format
590 * Computes the increment (inverse of scale) in 6.10 format
595 static int bdisp_hw_get_inc(u32 from
, u32 to
, u16
*inc
)
607 tmp
= (from
<< 10) / to
;
608 if ((tmp
> 0xFFFF) || (!tmp
))
609 /* overflow (downscale x 63) or too small (upscale x 1024) */
618 * bdisp_hw_get_hv_inc
619 * @ctx: device context
620 * @h_inc: horizontal increment
621 * @v_inc: vertical increment
623 * Computes the horizontal & vertical increments (inverse of scale)
628 static int bdisp_hw_get_hv_inc(struct bdisp_ctx
*ctx
, u16
*h_inc
, u16
*v_inc
)
630 u32 src_w
, src_h
, dst_w
, dst_h
;
632 src_w
= ctx
->src
.crop
.width
;
633 src_h
= ctx
->src
.crop
.height
;
634 dst_w
= ctx
->dst
.crop
.width
;
635 dst_h
= ctx
->dst
.crop
.height
;
637 if (bdisp_hw_get_inc(src_w
, dst_w
, h_inc
) ||
638 bdisp_hw_get_inc(src_h
, dst_h
, v_inc
)) {
639 dev_err(ctx
->bdisp_dev
->dev
,
640 "scale factors failed (%dx%d)->(%dx%d)\n",
641 src_w
, src_h
, dst_w
, dst_h
);
649 * bdisp_hw_get_op_cfg
650 * @ctx: device context
651 * @c: operation configuration
653 * Check which blitter operations are expected and sets the scaling increments
658 static int bdisp_hw_get_op_cfg(struct bdisp_ctx
*ctx
, struct bdisp_op_cfg
*c
)
660 struct device
*dev
= ctx
->bdisp_dev
->dev
;
661 struct bdisp_frame
*src
= &ctx
->src
;
662 struct bdisp_frame
*dst
= &ctx
->dst
;
664 if (src
->width
> MAX_SRC_WIDTH
* MAX_VERTICAL_STRIDES
) {
665 dev_err(dev
, "Image width out of HW caps\n");
669 c
->wide
= src
->width
> MAX_SRC_WIDTH
;
671 c
->hflip
= ctx
->hflip
;
672 c
->vflip
= ctx
->vflip
;
674 c
->src_interlaced
= (src
->field
== V4L2_FIELD_INTERLACED
);
676 c
->src_nbp
= src
->fmt
->nb_planes
;
677 c
->src_yuv
= (src
->fmt
->pixelformat
== V4L2_PIX_FMT_NV12
) ||
678 (src
->fmt
->pixelformat
== V4L2_PIX_FMT_YUV420
);
679 c
->src_420
= c
->src_yuv
;
681 c
->dst_nbp
= dst
->fmt
->nb_planes
;
682 c
->dst_yuv
= (dst
->fmt
->pixelformat
== V4L2_PIX_FMT_NV12
) ||
683 (dst
->fmt
->pixelformat
== V4L2_PIX_FMT_YUV420
);
684 c
->dst_420
= c
->dst_yuv
;
686 c
->cconv
= (c
->src_yuv
!= c
->dst_yuv
);
688 if (bdisp_hw_get_hv_inc(ctx
, &c
->h_inc
, &c
->v_inc
)) {
689 dev_err(dev
, "Scale factor out of HW caps\n");
693 /* Deinterlacing adjustment : stretch a field to a frame */
694 if (c
->src_interlaced
)
697 if ((c
->h_inc
!= (1 << 10)) || (c
->v_inc
!= (1 << 10)))
706 * bdisp_hw_color_format
707 * @pixelformat: v4l2 pixel format
709 * v4l2 to bdisp pixel format convert
714 static u32
bdisp_hw_color_format(u32 pixelformat
)
718 switch (pixelformat
) {
719 case V4L2_PIX_FMT_YUV420
:
720 ret
= (BDISP_YUV_3B
<< BLT_TTY_COL_SHIFT
);
722 case V4L2_PIX_FMT_NV12
:
723 ret
= (BDISP_NV12
<< BLT_TTY_COL_SHIFT
) | BLT_TTY_BIG_END
;
725 case V4L2_PIX_FMT_RGB565
:
726 ret
= (BDISP_RGB565
<< BLT_TTY_COL_SHIFT
);
728 case V4L2_PIX_FMT_XBGR32
: /* This V4L format actually refers to xRGB */
729 ret
= (BDISP_XRGB8888
<< BLT_TTY_COL_SHIFT
);
731 case V4L2_PIX_FMT_RGB24
: /* RGB888 format */
732 ret
= (BDISP_RGB888
<< BLT_TTY_COL_SHIFT
) | BLT_TTY_BIG_END
;
734 case V4L2_PIX_FMT_ABGR32
: /* This V4L format actually refers to ARGB */
737 ret
= (BDISP_ARGB8888
<< BLT_TTY_COL_SHIFT
) | BLT_TTY_ALPHA_R
;
745 * bdisp_hw_build_node
746 * @ctx: device context
747 * @cfg: operation configuration
748 * @node: node to be set
749 * @t_plan: whether the node refers to a RGB/Y or a CbCr plane
750 * @src_x_offset: x offset in the source image
757 static void bdisp_hw_build_node(struct bdisp_ctx
*ctx
,
758 struct bdisp_op_cfg
*cfg
,
759 struct bdisp_node
*node
,
760 enum bdisp_target_plan t_plan
, int src_x_offset
)
762 struct bdisp_frame
*src
= &ctx
->src
;
763 struct bdisp_frame
*dst
= &ctx
->dst
;
764 u16 h_inc
, v_inc
, yh_inc
, yv_inc
;
765 struct v4l2_rect src_rect
= src
->crop
;
766 struct v4l2_rect dst_rect
= dst
->crop
;
768 s32 dst_width
= dst
->crop
.width
;
769 u32 src_fmt
, dst_fmt
;
772 dev_dbg(ctx
->bdisp_dev
->dev
, "%s\n", __func__
);
774 memset(node
, 0, sizeof(*node
));
776 /* Adjust src and dst areas wrt src_x_offset */
777 src_rect
.left
+= src_x_offset
;
778 src_rect
.width
-= src_x_offset
;
779 src_rect
.width
= min_t(__s32
, MAX_SRC_WIDTH
, src_rect
.width
);
781 dst_x_offset
= (src_x_offset
* dst_width
) / ctx
->src
.crop
.width
;
782 dst_rect
.left
+= dst_x_offset
;
783 dst_rect
.width
= (src_rect
.width
* dst_width
) / ctx
->src
.crop
.width
;
786 src_fmt
= src
->fmt
->pixelformat
;
787 dst_fmt
= dst
->fmt
->pixelformat
;
790 node
->cic
= BLT_CIC_ALL_GRP
;
791 node
->ack
= BLT_ACK_BYPASS_S2S3
;
793 switch (cfg
->src_nbp
) {
795 /* Src2 = RGB / Src1 = Src3 = off */
796 node
->ins
= BLT_INS_S1_OFF
| BLT_INS_S2_MEM
| BLT_INS_S3_OFF
;
800 * Src2 = CbCr or ColorFill if writing the Y plane
802 node
->ins
= BLT_INS_S1_OFF
| BLT_INS_S3_MEM
;
803 if (t_plan
== BDISP_Y
)
804 node
->ins
|= BLT_INS_S2_CF
;
806 node
->ins
|= BLT_INS_S2_MEM
;
811 * Src2 = Cb or ColorFill if writing the Y plane
812 * Src1 = Cr or ColorFill if writing the Y plane */
813 node
->ins
= BLT_INS_S3_MEM
;
814 if (t_plan
== BDISP_Y
)
815 node
->ins
|= BLT_INS_S2_CF
| BLT_INS_S1_CF
;
817 node
->ins
|= BLT_INS_S2_MEM
| BLT_INS_S1_MEM
;
822 node
->ins
|= cfg
->cconv
? BLT_INS_IVMX
: 0;
823 /* Scale needed if scaling OR 4:2:0 up/downsampling */
824 node
->ins
|= (cfg
->scale
|| cfg
->src_420
|| cfg
->dst_420
) ?
828 node
->tba
= (t_plan
== BDISP_CBCR
) ? dst
->paddr
[1] : dst
->paddr
[0];
830 node
->tty
= dst
->bytesperline
;
831 node
->tty
|= bdisp_hw_color_format(dst_fmt
);
832 node
->tty
|= BLT_TTY_DITHER
;
833 node
->tty
|= (t_plan
== BDISP_CBCR
) ? BLT_TTY_CHROMA
: 0;
834 node
->tty
|= cfg
->hflip
? BLT_TTY_HSO
: 0;
835 node
->tty
|= cfg
->vflip
? BLT_TTY_VSO
: 0;
837 if (cfg
->dst_420
&& (t_plan
== BDISP_CBCR
)) {
838 /* 420 chroma downsampling */
839 dst_rect
.height
/= 2;
847 node
->txy
= cfg
->vflip
? (dst_rect
.height
- 1) : dst_rect
.top
;
849 node
->txy
|= cfg
->hflip
? (dst_width
- dst_x_offset
- 1) :
852 node
->tsz
= dst_rect
.height
<< 16 | dst_rect
.width
;
854 if (cfg
->src_interlaced
) {
855 /* handle only the top field which is half height of a frame */
857 src_rect
.height
/= 2;
860 if (cfg
->src_nbp
== 1) {
862 node
->s2ba
= src
->paddr
[0];
864 node
->s2ty
= src
->bytesperline
;
865 if (cfg
->src_interlaced
)
868 node
->s2ty
|= bdisp_hw_color_format(src_fmt
);
870 node
->s2xy
= src_rect
.top
<< 16 | src_rect
.left
;
871 node
->s2sz
= src_rect
.height
<< 16 | src_rect
.width
;
873 /* Src 2 : Cb or CbCr */
875 /* 420 chroma upsampling */
879 src_rect
.height
/= 2;
882 node
->s2ba
= src
->paddr
[1];
884 node
->s2ty
= src
->bytesperline
;
885 if (cfg
->src_nbp
== 3)
887 if (cfg
->src_interlaced
)
890 node
->s2ty
|= bdisp_hw_color_format(src_fmt
);
892 node
->s2xy
= src_rect
.top
<< 16 | src_rect
.left
;
893 node
->s2sz
= src_rect
.height
<< 16 | src_rect
.width
;
895 if (cfg
->src_nbp
== 3) {
897 node
->s1ba
= src
->paddr
[2];
899 node
->s1ty
= node
->s2ty
;
900 node
->s1xy
= node
->s2xy
;
904 node
->s3ba
= src
->paddr
[0];
906 node
->s3ty
= src
->bytesperline
;
907 if (cfg
->src_interlaced
)
909 node
->s3ty
|= bdisp_hw_color_format(src_fmt
);
911 if ((t_plan
!= BDISP_CBCR
) && cfg
->src_420
) {
912 /* No chroma upsampling for output RGB / Y plane */
913 node
->s3xy
= node
->s2xy
* 2;
914 node
->s3sz
= node
->s2sz
* 2;
916 /* No need to read Y (Src3) when writing Chroma */
917 node
->s3ty
|= BLT_S3TY_BLANK_ACC
;
918 node
->s3xy
= node
->s2xy
;
919 node
->s3sz
= node
->s2sz
;
923 /* Resize (scale OR 4:2:0: chroma up/downsampling) */
924 if (node
->ins
& BLT_INS_SCALE
) {
925 /* no need to compute Y when writing CbCr from RGB input */
926 bool skip_y
= (t_plan
== BDISP_CBCR
) && !cfg
->src_yuv
;
930 node
->fctl
= BLT_FCTL_HV_SCALE
;
932 node
->fctl
|= BLT_FCTL_Y_HV_SCALE
;
934 node
->fctl
= BLT_FCTL_HV_SAMPLE
;
936 node
->fctl
|= BLT_FCTL_Y_HV_SAMPLE
;
939 /* RSF - Chroma may need to be up/downsampled */
942 if (!cfg
->src_420
&& cfg
->dst_420
&& (t_plan
== BDISP_CBCR
)) {
943 /* RGB to 4:2:0 for Chroma: downsample */
946 } else if (cfg
->src_420
&& !cfg
->dst_420
) {
947 /* 4:2:0: to RGB: upsample*/
951 node
->rsf
= v_inc
<< 16 | h_inc
;
954 node
->rzi
= BLT_RZI_DEFAULT
;
956 /* Filter table physical addr */
957 node
->hfp
= bdisp_hw_get_hf_addr(h_inc
);
958 node
->vfp
= bdisp_hw_get_vf_addr(v_inc
);
965 node
->y_rsf
= yv_inc
<< 16 | yh_inc
;
966 node
->y_rzi
= BLT_RZI_DEFAULT
;
967 node
->y_hfp
= bdisp_hw_get_hf_addr(yh_inc
);
968 node
->y_vfp
= bdisp_hw_get_vf_addr(yv_inc
);
972 /* Versatile matrix for RGB / YUV conversion */
974 ivmx
= cfg
->src_yuv
? bdisp_yuv_to_rgb
: bdisp_rgb_to_yuv
;
976 node
->ivmx0
= ivmx
[0];
977 node
->ivmx1
= ivmx
[1];
978 node
->ivmx2
= ivmx
[2];
979 node
->ivmx3
= ivmx
[3];
984 * bdisp_hw_build_all_nodes
985 * @ctx: device context
987 * Build all the nodes for the blitter operation
992 static int bdisp_hw_build_all_nodes(struct bdisp_ctx
*ctx
)
994 struct bdisp_op_cfg cfg
;
995 unsigned int i
, nid
= 0;
996 int src_x_offset
= 0;
998 for (i
= 0; i
< MAX_NB_NODE
; i
++)
1000 dev_err(ctx
->bdisp_dev
->dev
, "node %d is null\n", i
);
1004 /* Get configuration (scale, flip, ...) */
1005 if (bdisp_hw_get_op_cfg(ctx
, &cfg
))
1008 /* Split source in vertical strides (HW constraint) */
1009 for (i
= 0; i
< MAX_VERTICAL_STRIDES
; i
++) {
1010 /* Build RGB/Y node and link it to the previous node */
1011 bdisp_hw_build_node(ctx
, &cfg
, ctx
->node
[nid
],
1012 cfg
.dst_nbp
== 1 ? BDISP_RGB
: BDISP_Y
,
1015 ctx
->node
[nid
- 1]->nip
= ctx
->node_paddr
[nid
];
1018 /* Build additional Cb(Cr) node, link it to the previous one */
1019 if (cfg
.dst_nbp
> 1) {
1020 bdisp_hw_build_node(ctx
, &cfg
, ctx
->node
[nid
],
1021 BDISP_CBCR
, src_x_offset
);
1022 ctx
->node
[nid
- 1]->nip
= ctx
->node_paddr
[nid
];
1026 /* Next stride until full width covered */
1027 src_x_offset
+= MAX_SRC_WIDTH
;
1028 if (src_x_offset
>= ctx
->src
.crop
.width
)
1032 /* Mark last node as the last */
1033 ctx
->node
[nid
- 1]->nip
= 0;
1039 * bdisp_hw_save_request
1040 * @ctx: device context
1042 * Save a copy of the request and of the built nodes
1047 static void bdisp_hw_save_request(struct bdisp_ctx
*ctx
)
1049 struct bdisp_node
**copy_node
= ctx
->bdisp_dev
->dbg
.copy_node
;
1050 struct bdisp_request
*request
= &ctx
->bdisp_dev
->dbg
.copy_request
;
1051 struct bdisp_node
**node
= ctx
->node
;
1055 request
->src
= ctx
->src
;
1056 request
->dst
= ctx
->dst
;
1057 request
->hflip
= ctx
->hflip
;
1058 request
->vflip
= ctx
->vflip
;
1062 for (i
= 0; i
< MAX_NB_NODE
; i
++) {
1063 /* Allocate memory if not done yet */
1064 if (!copy_node
[i
]) {
1065 copy_node
[i
] = devm_kzalloc(ctx
->bdisp_dev
->dev
,
1066 sizeof(*copy_node
[i
]),
1071 *copy_node
[i
] = *node
[i
];
1077 * @ctx: device context
1079 * Send the request to the HW
1084 int bdisp_hw_update(struct bdisp_ctx
*ctx
)
1087 struct bdisp_dev
*bdisp
= ctx
->bdisp_dev
;
1088 struct device
*dev
= bdisp
->dev
;
1089 unsigned int node_id
;
1091 dev_dbg(dev
, "%s\n", __func__
);
1094 ret
= bdisp_hw_build_all_nodes(ctx
);
1096 dev_err(dev
, "cannot build nodes (%d)\n", ret
);
1100 /* Save a copy of the request */
1101 bdisp_hw_save_request(ctx
);
1103 /* Configure interrupt to 'Last Node Reached for AQ1' */
1104 writel(BLT_AQ1_CTL_CFG
, bdisp
->regs
+ BLT_AQ1_CTL
);
1105 writel(BLT_ITS_AQ1_LNA
, bdisp
->regs
+ BLT_ITM0
);
1107 /* Write first node addr */
1108 writel(ctx
->node_paddr
[0], bdisp
->regs
+ BLT_AQ1_IP
);
1110 /* Find and write last node addr : this starts the HW processing */
1111 for (node_id
= 0; node_id
< MAX_NB_NODE
- 1; node_id
++) {
1112 if (!ctx
->node
[node_id
]->nip
)
1115 writel(ctx
->node_paddr
[node_id
], bdisp
->regs
+ BLT_AQ1_LNA
);