USB: serial: option: reimplement interface masking
[linux/fpc-iii.git] / arch / arm / mach-mmp / devices.c
blob671c7a09ab3d65a43b1effae5fd3bffbcb9c22cb
1 /*
2 * linux/arch/arm/mach-mmp/devices.c
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
9 #include <linux/init.h>
10 #include <linux/platform_device.h>
11 #include <linux/dma-mapping.h>
12 #include <linux/delay.h>
14 #include <asm/irq.h>
15 #include "irqs.h"
16 #include "devices.h"
17 #include "cputype.h"
18 #include "regs-usb.h"
20 int __init pxa_register_device(struct pxa_device_desc *desc,
21 void *data, size_t size)
23 struct platform_device *pdev;
24 struct resource res[2 + MAX_RESOURCE_DMA];
25 int i, ret = 0, nres = 0;
27 pdev = platform_device_alloc(desc->drv_name, desc->id);
28 if (pdev == NULL)
29 return -ENOMEM;
31 pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
33 memset(res, 0, sizeof(res));
35 if (desc->start != -1ul && desc->size > 0) {
36 res[nres].start = desc->start;
37 res[nres].end = desc->start + desc->size - 1;
38 res[nres].flags = IORESOURCE_MEM;
39 nres++;
42 if (desc->irq != NO_IRQ) {
43 res[nres].start = desc->irq;
44 res[nres].end = desc->irq;
45 res[nres].flags = IORESOURCE_IRQ;
46 nres++;
49 for (i = 0; i < MAX_RESOURCE_DMA; i++, nres++) {
50 if (desc->dma[i] == 0)
51 break;
53 res[nres].start = desc->dma[i];
54 res[nres].end = desc->dma[i];
55 res[nres].flags = IORESOURCE_DMA;
58 ret = platform_device_add_resources(pdev, res, nres);
59 if (ret) {
60 platform_device_put(pdev);
61 return ret;
64 if (data && size) {
65 ret = platform_device_add_data(pdev, data, size);
66 if (ret) {
67 platform_device_put(pdev);
68 return ret;
72 return platform_device_add(pdev);
75 #if IS_ENABLED(CONFIG_USB) || IS_ENABLED(CONFIG_USB_GADGET)
76 #if IS_ENABLED(CONFIG_USB_MV_UDC) || IS_ENABLED(CONFIG_USB_EHCI_MV)
77 #if IS_ENABLED(CONFIG_CPU_PXA910) || IS_ENABLED(CONFIG_CPU_PXA168)
79 /*****************************************************************************
80 * The registers read/write routines
81 *****************************************************************************/
83 static unsigned int u2o_get(void __iomem *base, unsigned int offset)
85 return readl_relaxed(base + offset);
88 static void u2o_set(void __iomem *base, unsigned int offset,
89 unsigned int value)
91 u32 reg;
93 reg = readl_relaxed(base + offset);
94 reg |= value;
95 writel_relaxed(reg, base + offset);
96 readl_relaxed(base + offset);
99 static void u2o_clear(void __iomem *base, unsigned int offset,
100 unsigned int value)
102 u32 reg;
104 reg = readl_relaxed(base + offset);
105 reg &= ~value;
106 writel_relaxed(reg, base + offset);
107 readl_relaxed(base + offset);
110 static void u2o_write(void __iomem *base, unsigned int offset,
111 unsigned int value)
113 writel_relaxed(value, base + offset);
114 readl_relaxed(base + offset);
118 static DEFINE_MUTEX(phy_lock);
119 static int phy_init_cnt;
121 static int usb_phy_init_internal(void __iomem *base)
123 int loops;
125 pr_info("Init usb phy!!!\n");
127 /* Initialize the USB PHY power */
128 if (cpu_is_pxa910()) {
129 u2o_set(base, UTMI_CTRL, (1<<UTMI_CTRL_INPKT_DELAY_SOF_SHIFT)
130 | (1<<UTMI_CTRL_PU_REF_SHIFT));
133 u2o_set(base, UTMI_CTRL, 1<<UTMI_CTRL_PLL_PWR_UP_SHIFT);
134 u2o_set(base, UTMI_CTRL, 1<<UTMI_CTRL_PWR_UP_SHIFT);
136 /* UTMI_PLL settings */
137 u2o_clear(base, UTMI_PLL, UTMI_PLL_PLLVDD18_MASK
138 | UTMI_PLL_PLLVDD12_MASK | UTMI_PLL_PLLCALI12_MASK
139 | UTMI_PLL_FBDIV_MASK | UTMI_PLL_REFDIV_MASK
140 | UTMI_PLL_ICP_MASK | UTMI_PLL_KVCO_MASK);
142 u2o_set(base, UTMI_PLL, 0xee<<UTMI_PLL_FBDIV_SHIFT
143 | 0xb<<UTMI_PLL_REFDIV_SHIFT | 3<<UTMI_PLL_PLLVDD18_SHIFT
144 | 3<<UTMI_PLL_PLLVDD12_SHIFT | 3<<UTMI_PLL_PLLCALI12_SHIFT
145 | 1<<UTMI_PLL_ICP_SHIFT | 3<<UTMI_PLL_KVCO_SHIFT);
147 /* UTMI_TX */
148 u2o_clear(base, UTMI_TX, UTMI_TX_REG_EXT_FS_RCAL_EN_MASK
149 | UTMI_TX_TXVDD12_MASK | UTMI_TX_CK60_PHSEL_MASK
150 | UTMI_TX_IMPCAL_VTH_MASK | UTMI_TX_REG_EXT_FS_RCAL_MASK
151 | UTMI_TX_AMP_MASK);
152 u2o_set(base, UTMI_TX, 3<<UTMI_TX_TXVDD12_SHIFT
153 | 4<<UTMI_TX_CK60_PHSEL_SHIFT | 4<<UTMI_TX_IMPCAL_VTH_SHIFT
154 | 8<<UTMI_TX_REG_EXT_FS_RCAL_SHIFT | 3<<UTMI_TX_AMP_SHIFT);
156 /* UTMI_RX */
157 u2o_clear(base, UTMI_RX, UTMI_RX_SQ_THRESH_MASK
158 | UTMI_REG_SQ_LENGTH_MASK);
159 u2o_set(base, UTMI_RX, 7<<UTMI_RX_SQ_THRESH_SHIFT
160 | 2<<UTMI_REG_SQ_LENGTH_SHIFT);
162 /* UTMI_IVREF */
163 if (cpu_is_pxa168())
164 /* fixing Microsoft Altair board interface with NEC hub issue -
165 * Set UTMI_IVREF from 0x4a3 to 0x4bf */
166 u2o_write(base, UTMI_IVREF, 0x4bf);
168 /* toggle VCOCAL_START bit of UTMI_PLL */
169 udelay(200);
170 u2o_set(base, UTMI_PLL, VCOCAL_START);
171 udelay(40);
172 u2o_clear(base, UTMI_PLL, VCOCAL_START);
174 /* toggle REG_RCAL_START bit of UTMI_TX */
175 udelay(400);
176 u2o_set(base, UTMI_TX, REG_RCAL_START);
177 udelay(40);
178 u2o_clear(base, UTMI_TX, REG_RCAL_START);
179 udelay(400);
181 /* Make sure PHY PLL is ready */
182 loops = 0;
183 while ((u2o_get(base, UTMI_PLL) & PLL_READY) == 0) {
184 mdelay(1);
185 loops++;
186 if (loops > 100) {
187 printk(KERN_WARNING "calibrate timeout, UTMI_PLL %x\n",
188 u2o_get(base, UTMI_PLL));
189 break;
193 if (cpu_is_pxa168()) {
194 u2o_set(base, UTMI_RESERVE, 1 << 5);
195 /* Turn on UTMI PHY OTG extension */
196 u2o_write(base, UTMI_OTG_ADDON, 1);
199 return 0;
202 static int usb_phy_deinit_internal(void __iomem *base)
204 pr_info("Deinit usb phy!!!\n");
206 if (cpu_is_pxa168())
207 u2o_clear(base, UTMI_OTG_ADDON, UTMI_OTG_ADDON_OTG_ON);
209 u2o_clear(base, UTMI_CTRL, UTMI_CTRL_RXBUF_PDWN);
210 u2o_clear(base, UTMI_CTRL, UTMI_CTRL_TXBUF_PDWN);
211 u2o_clear(base, UTMI_CTRL, UTMI_CTRL_USB_CLK_EN);
212 u2o_clear(base, UTMI_CTRL, 1<<UTMI_CTRL_PWR_UP_SHIFT);
213 u2o_clear(base, UTMI_CTRL, 1<<UTMI_CTRL_PLL_PWR_UP_SHIFT);
215 return 0;
218 int pxa_usb_phy_init(void __iomem *phy_reg)
220 mutex_lock(&phy_lock);
221 if (phy_init_cnt++ == 0)
222 usb_phy_init_internal(phy_reg);
223 mutex_unlock(&phy_lock);
224 return 0;
227 void pxa_usb_phy_deinit(void __iomem *phy_reg)
229 WARN_ON(phy_init_cnt == 0);
231 mutex_lock(&phy_lock);
232 if (--phy_init_cnt == 0)
233 usb_phy_deinit_internal(phy_reg);
234 mutex_unlock(&phy_lock);
236 #endif
237 #endif
238 #endif
240 #if IS_ENABLED(CONFIG_USB_SUPPORT)
241 static u64 __maybe_unused usb_dma_mask = ~(u32)0;
243 #if IS_ENABLED(CONFIG_USB_MV_UDC)
244 struct resource pxa168_u2o_resources[] = {
245 /* regbase */
246 [0] = {
247 .start = PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
248 .end = PXA168_U2O_REGBASE + USB_REG_RANGE,
249 .flags = IORESOURCE_MEM,
250 .name = "capregs",
252 /* phybase */
253 [1] = {
254 .start = PXA168_U2O_PHYBASE,
255 .end = PXA168_U2O_PHYBASE + USB_PHY_RANGE,
256 .flags = IORESOURCE_MEM,
257 .name = "phyregs",
259 [2] = {
260 .start = IRQ_PXA168_USB1,
261 .end = IRQ_PXA168_USB1,
262 .flags = IORESOURCE_IRQ,
266 struct platform_device pxa168_device_u2o = {
267 .name = "mv-udc",
268 .id = -1,
269 .resource = pxa168_u2o_resources,
270 .num_resources = ARRAY_SIZE(pxa168_u2o_resources),
271 .dev = {
272 .dma_mask = &usb_dma_mask,
273 .coherent_dma_mask = 0xffffffff,
276 #endif /* CONFIG_USB_MV_UDC */
278 #if IS_ENABLED(CONFIG_USB_EHCI_MV_U2O)
279 struct resource pxa168_u2oehci_resources[] = {
280 /* regbase */
281 [0] = {
282 .start = PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
283 .end = PXA168_U2O_REGBASE + USB_REG_RANGE,
284 .flags = IORESOURCE_MEM,
285 .name = "capregs",
287 /* phybase */
288 [1] = {
289 .start = PXA168_U2O_PHYBASE,
290 .end = PXA168_U2O_PHYBASE + USB_PHY_RANGE,
291 .flags = IORESOURCE_MEM,
292 .name = "phyregs",
294 [2] = {
295 .start = IRQ_PXA168_USB1,
296 .end = IRQ_PXA168_USB1,
297 .flags = IORESOURCE_IRQ,
301 struct platform_device pxa168_device_u2oehci = {
302 .name = "pxa-u2oehci",
303 .id = -1,
304 .dev = {
305 .dma_mask = &usb_dma_mask,
306 .coherent_dma_mask = 0xffffffff,
309 .num_resources = ARRAY_SIZE(pxa168_u2oehci_resources),
310 .resource = pxa168_u2oehci_resources,
312 #endif
314 #if IS_ENABLED(CONFIG_USB_MV_OTG)
315 struct resource pxa168_u2ootg_resources[] = {
316 /* regbase */
317 [0] = {
318 .start = PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
319 .end = PXA168_U2O_REGBASE + USB_REG_RANGE,
320 .flags = IORESOURCE_MEM,
321 .name = "capregs",
323 /* phybase */
324 [1] = {
325 .start = PXA168_U2O_PHYBASE,
326 .end = PXA168_U2O_PHYBASE + USB_PHY_RANGE,
327 .flags = IORESOURCE_MEM,
328 .name = "phyregs",
330 [2] = {
331 .start = IRQ_PXA168_USB1,
332 .end = IRQ_PXA168_USB1,
333 .flags = IORESOURCE_IRQ,
337 struct platform_device pxa168_device_u2ootg = {
338 .name = "mv-otg",
339 .id = -1,
340 .dev = {
341 .dma_mask = &usb_dma_mask,
342 .coherent_dma_mask = 0xffffffff,
345 .num_resources = ARRAY_SIZE(pxa168_u2ootg_resources),
346 .resource = pxa168_u2ootg_resources,
348 #endif /* CONFIG_USB_MV_OTG */
350 #endif