?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 4.2.2
[linux/fpc-iii.git] / arch / mips / jz4740 / gpio.c
blob54c80d42a88d60d0a9f4eac2270c163a0fa2501f
1 /*
2 * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
3 * JZ4740 platform GPIO support
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2 of the License, or (at your
8 * option) any later version.
9 *
10 * You should have received a copy of the GNU General Public License along
11 * with this program; if not, write to the Free Software Foundation, Inc.,
12 * 675 Mass Ave, Cambridge, MA 02139, USA.
13 *
14 */
15
16 #include <linux/kernel.h>
17 #include <linux/module.h>
18 #include <linux/init.h>
19
20 #include <linux/io.h>
21 #include <linux/gpio.h>
22 #include <linux/delay.h>
23 #include <linux/interrupt.h>
24 #include <linux/irqchip/ingenic.h>
25 #include <linux/bitops.h>
26
27 #include <linux/debugfs.h>
28 #include <linux/seq_file.h>
29
30 #include <asm/mach-jz4740/base.h>
31
32 #define JZ4740_GPIO_BASE_A (32*0)
33 #define JZ4740_GPIO_BASE_B (32*1)
34 #define JZ4740_GPIO_BASE_C (32*2)
35 #define JZ4740_GPIO_BASE_D (32*3)
36
37 #define JZ4740_GPIO_NUM_A 32
38 #define JZ4740_GPIO_NUM_B 32
39 #define JZ4740_GPIO_NUM_C 31
40 #define JZ4740_GPIO_NUM_D 32
41
42 #define JZ4740_IRQ_GPIO_BASE_A (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_A)
43 #define JZ4740_IRQ_GPIO_BASE_B (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_B)
44 #define JZ4740_IRQ_GPIO_BASE_C (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_C)
45 #define JZ4740_IRQ_GPIO_BASE_D (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_D)
46
47 #define JZ_REG_GPIO_PIN 0x00
48 #define JZ_REG_GPIO_DATA 0x10
49 #define JZ_REG_GPIO_DATA_SET 0x14
50 #define JZ_REG_GPIO_DATA_CLEAR 0x18
51 #define JZ_REG_GPIO_MASK 0x20
52 #define JZ_REG_GPIO_MASK_SET 0x24
53 #define JZ_REG_GPIO_MASK_CLEAR 0x28
54 #define JZ_REG_GPIO_PULL 0x30
55 #define JZ_REG_GPIO_PULL_SET 0x34
56 #define JZ_REG_GPIO_PULL_CLEAR 0x38
57 #define JZ_REG_GPIO_FUNC 0x40
58 #define JZ_REG_GPIO_FUNC_SET 0x44
59 #define JZ_REG_GPIO_FUNC_CLEAR 0x48
60 #define JZ_REG_GPIO_SELECT 0x50
61 #define JZ_REG_GPIO_SELECT_SET 0x54
62 #define JZ_REG_GPIO_SELECT_CLEAR 0x58
63 #define JZ_REG_GPIO_DIRECTION 0x60
64 #define JZ_REG_GPIO_DIRECTION_SET 0x64
65 #define JZ_REG_GPIO_DIRECTION_CLEAR 0x68
66 #define JZ_REG_GPIO_TRIGGER 0x70
67 #define JZ_REG_GPIO_TRIGGER_SET 0x74
68 #define JZ_REG_GPIO_TRIGGER_CLEAR 0x78
69 #define JZ_REG_GPIO_FLAG 0x80
70 #define JZ_REG_GPIO_FLAG_CLEAR 0x14
71
72 #define GPIO_TO_BIT(gpio) BIT(gpio & 0x1f)
73 #define GPIO_TO_REG(gpio, reg) (gpio_to_jz_gpio_chip(gpio)->base + (reg))
74 #define CHIP_TO_REG(chip, reg) (gpio_chip_to_jz_gpio_chip(chip)->base + (reg))
75
76 struct jz_gpio_chip {
77 unsigned int irq;
78 unsigned int irq_base;
79 uint32_t edge_trigger_both;
80
81 void __iomem *base;
82
83 struct gpio_chip gpio_chip;
84 };
85
86 static struct jz_gpio_chip jz4740_gpio_chips[];
87
88 static inline struct jz_gpio_chip *gpio_to_jz_gpio_chip(unsigned int gpio)
89 {
90 return &jz4740_gpio_chips[gpio >> 5];
91 }
92
93 static inline struct jz_gpio_chip *gpio_chip_to_jz_gpio_chip(struct gpio_chip *gpio_chip)
94 {
95 return container_of(gpio_chip, struct jz_gpio_chip, gpio_chip);
96 }
97
98 static inline struct jz_gpio_chip *irq_to_jz_gpio_chip(struct irq_data *data)
99 {
100 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(data);
101 return gc->private;
102 }
103
104 static inline void jz_gpio_write_bit(unsigned int gpio, unsigned int reg)
105 {
106 writel(GPIO_TO_BIT(gpio), GPIO_TO_REG(gpio, reg));
107 }
108
109 int jz_gpio_set_function(int gpio, enum jz_gpio_function function)
110 {
111 if (function == JZ_GPIO_FUNC_NONE) {
112 jz_gpio_write_bit(gpio, JZ_REG_GPIO_FUNC_CLEAR);
113 jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_CLEAR);
114 jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_CLEAR);
115 } else {
116 jz_gpio_write_bit(gpio, JZ_REG_GPIO_FUNC_SET);
117 jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_CLEAR);
118 switch (function) {
119 case JZ_GPIO_FUNC1:
120 jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_CLEAR);
121 break;
122 case JZ_GPIO_FUNC3:
123 jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_SET);
124 case JZ_GPIO_FUNC2: /* Falltrough */
125 jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_SET);
126 break;
127 default:
128 BUG();
129 break;
130 }
131 }
132
133 return 0;
134 }
135 EXPORT_SYMBOL_GPL(jz_gpio_set_function);
136
137 int jz_gpio_bulk_request(const struct jz_gpio_bulk_request *request, size_t num)
138 {
139 size_t i;
140 int ret;
141
142 for (i = 0; i < num; ++i, ++request) {
143 ret = gpio_request(request->gpio, request->name);
144 if (ret)
145 goto err;
146 jz_gpio_set_function(request->gpio, request->function);
147 }
148
149 return 0;
150
151 err:
152 for (--request; i > 0; --i, --request) {
153 gpio_free(request->gpio);
154 jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE);
155 }
156
157 return ret;
158 }
159 EXPORT_SYMBOL_GPL(jz_gpio_bulk_request);
160
161 void jz_gpio_bulk_free(const struct jz_gpio_bulk_request *request, size_t num)
162 {
163 size_t i;
164
165 for (i = 0; i < num; ++i, ++request) {
166 gpio_free(request->gpio);
167 jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE);
168 }
169
170 }
171 EXPORT_SYMBOL_GPL(jz_gpio_bulk_free);
172
173 void jz_gpio_bulk_suspend(const struct jz_gpio_bulk_request *request, size_t num)
174 {
175 size_t i;
176
177 for (i = 0; i < num; ++i, ++request) {
178 jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE);
179 jz_gpio_write_bit(request->gpio, JZ_REG_GPIO_DIRECTION_CLEAR);
180 jz_gpio_write_bit(request->gpio, JZ_REG_GPIO_PULL_SET);
181 }
182 }
183 EXPORT_SYMBOL_GPL(jz_gpio_bulk_suspend);
184
185 void jz_gpio_bulk_resume(const struct jz_gpio_bulk_request *request, size_t num)
186 {
187 size_t i;
188
189 for (i = 0; i < num; ++i, ++request)
190 jz_gpio_set_function(request->gpio, request->function);
191 }
192 EXPORT_SYMBOL_GPL(jz_gpio_bulk_resume);
193
194 void jz_gpio_enable_pullup(unsigned gpio)
195 {
196 jz_gpio_write_bit(gpio, JZ_REG_GPIO_PULL_CLEAR);
197 }
198 EXPORT_SYMBOL_GPL(jz_gpio_enable_pullup);
199
200 void jz_gpio_disable_pullup(unsigned gpio)
201 {
202 jz_gpio_write_bit(gpio, JZ_REG_GPIO_PULL_SET);
203 }
204 EXPORT_SYMBOL_GPL(jz_gpio_disable_pullup);
205
206 static int jz_gpio_get_value(struct gpio_chip *chip, unsigned gpio)
207 {
208 return !!(readl(CHIP_TO_REG(chip, JZ_REG_GPIO_PIN)) & BIT(gpio));
209 }
210
211 static void jz_gpio_set_value(struct gpio_chip *chip, unsigned gpio, int value)
212 {
213 uint32_t __iomem *reg = CHIP_TO_REG(chip, JZ_REG_GPIO_DATA_SET);
214 reg += !value;
215 writel(BIT(gpio), reg);
216 }
217
218 static int jz_gpio_direction_output(struct gpio_chip *chip, unsigned gpio,
219 int value)
220 {
221 writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_SET));
222 jz_gpio_set_value(chip, gpio, value);
223
224 return 0;
225 }
226
227 static int jz_gpio_direction_input(struct gpio_chip *chip, unsigned gpio)
228 {
229 writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_CLEAR));
230
231 return 0;
232 }
233
234 int jz_gpio_port_direction_input(int port, uint32_t mask)
235 {
236 writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_CLEAR));
237
238 return 0;
239 }
240 EXPORT_SYMBOL(jz_gpio_port_direction_input);
241
242 int jz_gpio_port_direction_output(int port, uint32_t mask)
243 {
244 writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_SET));
245
246 return 0;
247 }
248 EXPORT_SYMBOL(jz_gpio_port_direction_output);
249
250 void jz_gpio_port_set_value(int port, uint32_t value, uint32_t mask)
251 {
252 writel(~value & mask, GPIO_TO_REG(port, JZ_REG_GPIO_DATA_CLEAR));
253 writel(value & mask, GPIO_TO_REG(port, JZ_REG_GPIO_DATA_SET));
254 }
255 EXPORT_SYMBOL(jz_gpio_port_set_value);
256
257 uint32_t jz_gpio_port_get_value(int port, uint32_t mask)
258 {
259 uint32_t value = readl(GPIO_TO_REG(port, JZ_REG_GPIO_PIN));
260
261 return value & mask;
262 }
263 EXPORT_SYMBOL(jz_gpio_port_get_value);
264
265 int gpio_to_irq(unsigned gpio)
266 {
267 return JZ4740_IRQ_GPIO(0) + gpio;
268 }
269 EXPORT_SYMBOL_GPL(gpio_to_irq);
270
271 int irq_to_gpio(unsigned irq)
272 {
273 return irq - JZ4740_IRQ_GPIO(0);
274 }
275 EXPORT_SYMBOL_GPL(irq_to_gpio);
276
277 #define IRQ_TO_BIT(irq) BIT(irq_to_gpio(irq) & 0x1f)
278
279 static void jz_gpio_check_trigger_both(struct jz_gpio_chip *chip, unsigned int irq)
280 {
281 uint32_t value;
282 void __iomem *reg;
283 uint32_t mask = IRQ_TO_BIT(irq);
284
285 if (!(chip->edge_trigger_both & mask))
286 return;
287
288 reg = chip->base;
289
290 value = readl(chip->base + JZ_REG_GPIO_PIN);
291 if (value & mask)
292 reg += JZ_REG_GPIO_DIRECTION_CLEAR;
293 else
294 reg += JZ_REG_GPIO_DIRECTION_SET;
295
296 writel(mask, reg);
297 }
298
299 static void jz_gpio_irq_demux_handler(unsigned int irq, struct irq_desc *desc)
300 {
301 uint32_t flag;
302 unsigned int gpio_irq;
303 struct jz_gpio_chip *chip = irq_desc_get_handler_data(desc);
304
305 flag = readl(chip->base + JZ_REG_GPIO_FLAG);
306 if (!flag)
307 return;
308
309 gpio_irq = chip->irq_base + __fls(flag);
310
311 jz_gpio_check_trigger_both(chip, gpio_irq);
312
313 generic_handle_irq(gpio_irq);
314 };
315
316 static inline void jz_gpio_set_irq_bit(struct irq_data *data, unsigned int reg)
317 {
318 struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(data);
319 writel(IRQ_TO_BIT(data->irq), chip->base + reg);
320 }
321
322 static void jz_gpio_irq_unmask(struct irq_data *data)
323 {
324 struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(data);
325
326 jz_gpio_check_trigger_both(chip, data->irq);
327 irq_gc_unmask_enable_reg(data);
328 };
329
330 /* TODO: Check if function is gpio */
331 static unsigned int jz_gpio_irq_startup(struct irq_data *data)
332 {
333 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_SELECT_SET);
334 jz_gpio_irq_unmask(data);
335 return 0;
336 }
337
338 static void jz_gpio_irq_shutdown(struct irq_data *data)
339 {
340 irq_gc_mask_disable_reg(data);
341
342 /* Set direction to input */
343 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_DIRECTION_CLEAR);
344 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_SELECT_CLEAR);
345 }
346
347 static int jz_gpio_irq_set_type(struct irq_data *data, unsigned int flow_type)
348 {
349 struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(data);
350 unsigned int irq = data->irq;
351
352 if (flow_type == IRQ_TYPE_EDGE_BOTH) {
353 uint32_t value = readl(chip->base + JZ_REG_GPIO_PIN);
354 if (value & IRQ_TO_BIT(irq))
355 flow_type = IRQ_TYPE_EDGE_FALLING;
356 else
357 flow_type = IRQ_TYPE_EDGE_RISING;
358 chip->edge_trigger_both |= IRQ_TO_BIT(irq);
359 } else {
360 chip->edge_trigger_both &= ~IRQ_TO_BIT(irq);
361 }
362
363 switch (flow_type) {
364 case IRQ_TYPE_EDGE_RISING:
365 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_DIRECTION_SET);
366 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_TRIGGER_SET);
367 break;
368 case IRQ_TYPE_EDGE_FALLING:
369 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_DIRECTION_CLEAR);
370 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_TRIGGER_SET);
371 break;
372 case IRQ_TYPE_LEVEL_HIGH:
373 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_DIRECTION_SET);
374 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_TRIGGER_CLEAR);
375 break;
376 case IRQ_TYPE_LEVEL_LOW:
377 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_DIRECTION_CLEAR);
378 jz_gpio_set_irq_bit(data, JZ_REG_GPIO_TRIGGER_CLEAR);
379 break;
380 default:
381 return -EINVAL;
382 }
383
384 return 0;
385 }
386
387 static int jz_gpio_irq_set_wake(struct irq_data *data, unsigned int on)
388 {
389 struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(data);
390
391 irq_gc_set_wake(data, on);
392 irq_set_irq_wake(chip->irq, on);
393
394 return 0;
395 }
396
397 #define JZ4740_GPIO_CHIP(_bank) { \
398 .irq_base = JZ4740_IRQ_GPIO_BASE_ ## _bank, \
399 .gpio_chip = { \
400 .label = "Bank " # _bank, \
401 .owner = THIS_MODULE, \
402 .set = jz_gpio_set_value, \
403 .get = jz_gpio_get_value, \
404 .direction_output = jz_gpio_direction_output, \
405 .direction_input = jz_gpio_direction_input, \
406 .base = JZ4740_GPIO_BASE_ ## _bank, \
407 .ngpio = JZ4740_GPIO_NUM_ ## _bank, \
408 }, \
409 }
410
411 static struct jz_gpio_chip jz4740_gpio_chips[] = {
412 JZ4740_GPIO_CHIP(A),
413 JZ4740_GPIO_CHIP(B),
414 JZ4740_GPIO_CHIP(C),
415 JZ4740_GPIO_CHIP(D),
416 };
417
418 static void jz4740_gpio_chip_init(struct jz_gpio_chip *chip, unsigned int id)
419 {
420 struct irq_chip_generic *gc;
421 struct irq_chip_type *ct;
422
423 chip->base = ioremap(JZ4740_GPIO_BASE_ADDR + (id * 0x100), 0x100);
424
425 chip->irq = JZ4740_IRQ_INTC_GPIO(id);
426 irq_set_handler_data(chip->irq, chip);
427 irq_set_chained_handler(chip->irq, jz_gpio_irq_demux_handler);
428
429 gc = irq_alloc_generic_chip(chip->gpio_chip.label, 1, chip->irq_base,
430 chip->base, handle_level_irq);
431
432 gc->wake_enabled = IRQ_MSK(chip->gpio_chip.ngpio);
433 gc->private = chip;
434
435 ct = gc->chip_types;
436 ct->regs.enable = JZ_REG_GPIO_MASK_CLEAR;
437 ct->regs.disable = JZ_REG_GPIO_MASK_SET;
438 ct->regs.ack = JZ_REG_GPIO_FLAG_CLEAR;
439
440 ct->chip.name = "GPIO";
441 ct->chip.irq_mask = irq_gc_mask_disable_reg;
442 ct->chip.irq_unmask = jz_gpio_irq_unmask;
443 ct->chip.irq_ack = irq_gc_ack_set_bit;
444 ct->chip.irq_suspend = ingenic_intc_irq_suspend;
445 ct->chip.irq_resume = ingenic_intc_irq_resume;
446 ct->chip.irq_startup = jz_gpio_irq_startup;
447 ct->chip.irq_shutdown = jz_gpio_irq_shutdown;
448 ct->chip.irq_set_type = jz_gpio_irq_set_type;
449 ct->chip.irq_set_wake = jz_gpio_irq_set_wake;
450 ct->chip.flags = IRQCHIP_SET_TYPE_MASKED;
451
452 irq_setup_generic_chip(gc, IRQ_MSK(chip->gpio_chip.ngpio),
453 IRQ_GC_INIT_NESTED_LOCK, 0, IRQ_NOPROBE | IRQ_LEVEL);
454
455 gpiochip_add(&chip->gpio_chip);
456 }
457
458 static int __init jz4740_gpio_init(void)
459 {
460 unsigned int i;
461
462 for (i = 0; i < ARRAY_SIZE(jz4740_gpio_chips); ++i)
463 jz4740_gpio_chip_init(&jz4740_gpio_chips[i], i);
464
465 printk(KERN_INFO "JZ4740 GPIO initialized\n");
466
467 return 0;
468 }
469 arch_initcall(jz4740_gpio_init);
470
471 #ifdef CONFIG_DEBUG_FS
472
473 static inline void gpio_seq_reg(struct seq_file *s, struct jz_gpio_chip *chip,
474 const char *name, unsigned int reg)
475 {
476 seq_printf(s, "\t%s: %08x\n", name, readl(chip->base + reg));
477 }
478
479 static int gpio_regs_show(struct seq_file *s, void *unused)
480 {
481 struct jz_gpio_chip *chip = jz4740_gpio_chips;
482 int i;
483
484 for (i = 0; i < ARRAY_SIZE(jz4740_gpio_chips); ++i, ++chip) {
485 seq_printf(s, "==GPIO %d==\n", i);
486 gpio_seq_reg(s, chip, "Pin", JZ_REG_GPIO_PIN);
487 gpio_seq_reg(s, chip, "Data", JZ_REG_GPIO_DATA);
488 gpio_seq_reg(s, chip, "Mask", JZ_REG_GPIO_MASK);
489 gpio_seq_reg(s, chip, "Pull", JZ_REG_GPIO_PULL);
490 gpio_seq_reg(s, chip, "Func", JZ_REG_GPIO_FUNC);
491 gpio_seq_reg(s, chip, "Select", JZ_REG_GPIO_SELECT);
492 gpio_seq_reg(s, chip, "Direction", JZ_REG_GPIO_DIRECTION);
493 gpio_seq_reg(s, chip, "Trigger", JZ_REG_GPIO_TRIGGER);
494 gpio_seq_reg(s, chip, "Flag", JZ_REG_GPIO_FLAG);
495 }
496
497 return 0;
498 }
499
500 static int gpio_regs_open(struct inode *inode, struct file *file)
501 {
502 return single_open(file, gpio_regs_show, NULL);
503 }
504
505 static const struct file_operations gpio_regs_operations = {
506 .open = gpio_regs_open,
507 .read = seq_read,
508 .llseek = seq_lseek,
509 .release = single_release,
510 };
511
512 static int __init gpio_debugfs_init(void)
513 {
514 (void) debugfs_create_file("jz_regs_gpio", S_IFREG | S_IRUGO,
515 NULL, NULL, &gpio_regs_operations);
516 return 0;
517 }
518 subsys_initcall(gpio_debugfs_init);
519
520 #endif
Linux with added FPC-III support