?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
tracing/snapshot: Resize spare buffer if size changed
[linux/fpc-iii.git] / drivers / mmc / host / sdhci-pxav3.c
blobb8e96f39242890982f0815b2731c336dd58cda50
1 /*
2 * Copyright (C) 2010 Marvell International Ltd.
3 * Zhangfei Gao <zhangfei.gao@marvell.com>
4 * Kevin Wang <dwang4@marvell.com>
5 * Mingwei Wang <mwwang@marvell.com>
6 * Philip Rakity <prakity@marvell.com>
7 * Mark Brown <markb@marvell.com>
8 *
9 * This software is licensed under the terms of the GNU General Public
10 * License version 2, as published by the Free Software Foundation, and
11 * may be copied, distributed, and modified under those terms.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 */
19 #include <linux/err.h>
20 #include <linux/init.h>
21 #include <linux/platform_device.h>
22 #include <linux/clk.h>
23 #include <linux/io.h>
24 #include <linux/gpio.h>
25 #include <linux/mmc/card.h>
26 #include <linux/mmc/host.h>
27 #include <linux/mmc/slot-gpio.h>
28 #include <linux/platform_data/pxa_sdhci.h>
29 #include <linux/slab.h>
30 #include <linux/delay.h>
31 #include <linux/module.h>
32 #include <linux/of.h>
33 #include <linux/of_device.h>
34 #include <linux/of_gpio.h>
35 #include <linux/pm.h>
36 #include <linux/pm_runtime.h>
37 #include <linux/mbus.h>
38
39 #include "sdhci.h"
40 #include "sdhci-pltfm.h"
41
42 #define PXAV3_RPM_DELAY_MS 50
43
44 #define SD_CLOCK_BURST_SIZE_SETUP 0x10A
45 #define SDCLK_SEL 0x100
46 #define SDCLK_DELAY_SHIFT 9
47 #define SDCLK_DELAY_MASK 0x1f
48
49 #define SD_CFG_FIFO_PARAM 0x100
50 #define SDCFG_GEN_PAD_CLK_ON (1<<6)
51 #define SDCFG_GEN_PAD_CLK_CNT_MASK 0xFF
52 #define SDCFG_GEN_PAD_CLK_CNT_SHIFT 24
53
54 #define SD_SPI_MODE 0x108
55 #define SD_CE_ATA_1 0x10C
56
57 #define SD_CE_ATA_2 0x10E
58 #define SDCE_MISC_INT (1<<2)
59 #define SDCE_MISC_INT_EN (1<<1)
60
61 struct sdhci_pxa {
62 struct clk *clk_core;
63 struct clk *clk_io;
64 u8 power_mode;
65 void __iomem *sdio3_conf_reg;
66 };
67
68 /*
69 * These registers are relative to the second register region, for the
70 * MBus bridge.
71 */
72 #define SDHCI_WINDOW_CTRL(i) (0x80 + ((i) << 3))
73 #define SDHCI_WINDOW_BASE(i) (0x84 + ((i) << 3))
74 #define SDHCI_MAX_WIN_NUM 8
75
76 /*
77 * Fields below belong to SDIO3 Configuration Register (third register
78 * region for the Armada 38x flavor)
79 */
80
81 #define SDIO3_CONF_CLK_INV BIT(0)
82 #define SDIO3_CONF_SD_FB_CLK BIT(2)
83
84 static int mv_conf_mbus_windows(struct platform_device *pdev,
85 const struct mbus_dram_target_info *dram)
86 {
87 int i;
88 void __iomem *regs;
89 struct resource *res;
90
91 if (!dram) {
92 dev_err(&pdev->dev, "no mbus dram info\n");
93 return -EINVAL;
94 }
95
96 res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
97 if (!res) {
98 dev_err(&pdev->dev, "cannot get mbus registers\n");
99 return -EINVAL;
100 }
101
102 regs = ioremap(res->start, resource_size(res));
103 if (!regs) {
104 dev_err(&pdev->dev, "cannot map mbus registers\n");
105 return -ENOMEM;
106 }
107
108 for (i = 0; i < SDHCI_MAX_WIN_NUM; i++) {
109 writel(0, regs + SDHCI_WINDOW_CTRL(i));
110 writel(0, regs + SDHCI_WINDOW_BASE(i));
111 }
112
113 for (i = 0; i < dram->num_cs; i++) {
114 const struct mbus_dram_window *cs = dram->cs + i;
115
116 /* Write size, attributes and target id to control register */
117 writel(((cs->size - 1) & 0xffff0000) |
118 (cs->mbus_attr << 8) |
119 (dram->mbus_dram_target_id << 4) | 1,
120 regs + SDHCI_WINDOW_CTRL(i));
121 /* Write base address to base register */
122 writel(cs->base, regs + SDHCI_WINDOW_BASE(i));
123 }
124
125 iounmap(regs);
126
127 return 0;
128 }
129
130 static int armada_38x_quirks(struct platform_device *pdev,
131 struct sdhci_host *host)
132 {
133 struct device_node *np = pdev->dev.of_node;
134 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
135 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
136 struct resource *res;
137
138 host->quirks &= ~SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN;
139 host->quirks |= SDHCI_QUIRK_MISSING_CAPS;
140
141 host->caps = sdhci_readl(host, SDHCI_CAPABILITIES);
142 host->caps1 = sdhci_readl(host, SDHCI_CAPABILITIES_1);
143
144 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
145 "conf-sdio3");
146 if (res) {
147 pxa->sdio3_conf_reg = devm_ioremap_resource(&pdev->dev, res);
148 if (IS_ERR(pxa->sdio3_conf_reg))
149 return PTR_ERR(pxa->sdio3_conf_reg);
150 } else {
151 /*
152 * According to erratum 'FE-2946959' both SDR50 and DDR50
153 * modes require specific clock adjustments in SDIO3
154 * Configuration register, if the adjustment is not done,
155 * remove them from the capabilities.
156 */
157 host->caps1 &= ~(SDHCI_SUPPORT_SDR50 | SDHCI_SUPPORT_DDR50);
158
159 dev_warn(&pdev->dev, "conf-sdio3 register not found: disabling SDR50 and DDR50 modes.\nConsider updating your dtb\n");
160 }
161
162 /*
163 * According to erratum 'ERR-7878951' Armada 38x SDHCI
164 * controller has different capabilities than the ones shown
165 * in its registers
166 */
167 if (of_property_read_bool(np, "no-1-8-v")) {
168 host->caps &= ~SDHCI_CAN_VDD_180;
169 host->mmc->caps &= ~MMC_CAP_1_8V_DDR;
170 } else {
171 host->caps &= ~SDHCI_CAN_VDD_330;
172 }
173 host->caps1 &= ~(SDHCI_SUPPORT_SDR104 | SDHCI_USE_SDR50_TUNING);
174
175 return 0;
176 }
177
178 static void pxav3_reset(struct sdhci_host *host, u8 mask)
179 {
180 struct platform_device *pdev = to_platform_device(mmc_dev(host->mmc));
181 struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data;
182
183 sdhci_reset(host, mask);
184
185 if (mask == SDHCI_RESET_ALL) {
186 /*
187 * tune timing of read data/command when crc error happen
188 * no performance impact
189 */
190 if (pdata && 0 != pdata->clk_delay_cycles) {
191 u16 tmp;
192
193 tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP);
194 tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK)
195 << SDCLK_DELAY_SHIFT;
196 tmp |= SDCLK_SEL;
197 writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP);
198 }
199 }
200 }
201
202 #define MAX_WAIT_COUNT 5
203 static void pxav3_gen_init_74_clocks(struct sdhci_host *host, u8 power_mode)
204 {
205 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
206 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
207 u16 tmp;
208 int count;
209
210 if (pxa->power_mode == MMC_POWER_UP
211 && power_mode == MMC_POWER_ON) {
212
213 dev_dbg(mmc_dev(host->mmc),
214 "%s: slot->power_mode = %d,"
215 "ios->power_mode = %d\n",
216 __func__,
217 pxa->power_mode,
218 power_mode);
219
220 /* set we want notice of when 74 clocks are sent */
221 tmp = readw(host->ioaddr + SD_CE_ATA_2);
222 tmp |= SDCE_MISC_INT_EN;
223 writew(tmp, host->ioaddr + SD_CE_ATA_2);
224
225 /* start sending the 74 clocks */
226 tmp = readw(host->ioaddr + SD_CFG_FIFO_PARAM);
227 tmp |= SDCFG_GEN_PAD_CLK_ON;
228 writew(tmp, host->ioaddr + SD_CFG_FIFO_PARAM);
229
230 /* slowest speed is about 100KHz or 10usec per clock */
231 udelay(740);
232 count = 0;
233
234 while (count++ < MAX_WAIT_COUNT) {
235 if ((readw(host->ioaddr + SD_CE_ATA_2)
236 & SDCE_MISC_INT) == 0)
237 break;
238 udelay(10);
239 }
240
241 if (count == MAX_WAIT_COUNT)
242 dev_warn(mmc_dev(host->mmc), "74 clock interrupt not cleared\n");
243
244 /* clear the interrupt bit if posted */
245 tmp = readw(host->ioaddr + SD_CE_ATA_2);
246 tmp |= SDCE_MISC_INT;
247 writew(tmp, host->ioaddr + SD_CE_ATA_2);
248 }
249 pxa->power_mode = power_mode;
250 }
251
252 static void pxav3_set_uhs_signaling(struct sdhci_host *host, unsigned int uhs)
253 {
254 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
255 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
256 u16 ctrl_2;
257
258 /*
259 * Set V18_EN -- UHS modes do not work without this.
260 * does not change signaling voltage
261 */
262 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
263
264 /* Select Bus Speed Mode for host */
265 ctrl_2 &= ~SDHCI_CTRL_UHS_MASK;
266 switch (uhs) {
267 case MMC_TIMING_UHS_SDR12:
268 ctrl_2 |= SDHCI_CTRL_UHS_SDR12;
269 break;
270 case MMC_TIMING_UHS_SDR25:
271 ctrl_2 |= SDHCI_CTRL_UHS_SDR25;
272 break;
273 case MMC_TIMING_UHS_SDR50:
274 ctrl_2 |= SDHCI_CTRL_UHS_SDR50 | SDHCI_CTRL_VDD_180;
275 break;
276 case MMC_TIMING_UHS_SDR104:
277 ctrl_2 |= SDHCI_CTRL_UHS_SDR104 | SDHCI_CTRL_VDD_180;
278 break;
279 case MMC_TIMING_MMC_DDR52:
280 case MMC_TIMING_UHS_DDR50:
281 ctrl_2 |= SDHCI_CTRL_UHS_DDR50 | SDHCI_CTRL_VDD_180;
282 break;
283 }
284
285 /*
286 * Update SDIO3 Configuration register according to erratum
287 * FE-2946959
288 */
289 if (pxa->sdio3_conf_reg) {
290 u8 reg_val = readb(pxa->sdio3_conf_reg);
291
292 if (uhs == MMC_TIMING_UHS_SDR50 ||
293 uhs == MMC_TIMING_UHS_DDR50) {
294 reg_val &= ~SDIO3_CONF_CLK_INV;
295 reg_val |= SDIO3_CONF_SD_FB_CLK;
296 } else if (uhs == MMC_TIMING_MMC_HS) {
297 reg_val &= ~SDIO3_CONF_CLK_INV;
298 reg_val &= ~SDIO3_CONF_SD_FB_CLK;
299 } else {
300 reg_val |= SDIO3_CONF_CLK_INV;
301 reg_val &= ~SDIO3_CONF_SD_FB_CLK;
302 }
303 writeb(reg_val, pxa->sdio3_conf_reg);
304 }
305
306 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2);
307 dev_dbg(mmc_dev(host->mmc),
308 "%s uhs = %d, ctrl_2 = %04X\n",
309 __func__, uhs, ctrl_2);
310 }
311
312 static void pxav3_set_power(struct sdhci_host *host, unsigned char mode,
313 unsigned short vdd)
314 {
315 struct mmc_host *mmc = host->mmc;
316 u8 pwr = host->pwr;
317
318 sdhci_set_power_noreg(host, mode, vdd);
319
320 if (host->pwr == pwr)
321 return;
322
323 if (host->pwr == 0)
324 vdd = 0;
325
326 if (!IS_ERR(mmc->supply.vmmc))
327 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, vdd);
328 }
329
330 static const struct sdhci_ops pxav3_sdhci_ops = {
331 .set_clock = sdhci_set_clock,
332 .set_power = pxav3_set_power,
333 .platform_send_init_74_clocks = pxav3_gen_init_74_clocks,
334 .get_max_clock = sdhci_pltfm_clk_get_max_clock,
335 .set_bus_width = sdhci_set_bus_width,
336 .reset = pxav3_reset,
337 .set_uhs_signaling = pxav3_set_uhs_signaling,
338 };
339
340 static const struct sdhci_pltfm_data sdhci_pxav3_pdata = {
341 .quirks = SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK
342 | SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC
343 | SDHCI_QUIRK_32BIT_ADMA_SIZE
344 | SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN,
345 .ops = &pxav3_sdhci_ops,
346 };
347
348 #ifdef CONFIG_OF
349 static const struct of_device_id sdhci_pxav3_of_match[] = {
350 {
351 .compatible = "mrvl,pxav3-mmc",
352 },
353 {
354 .compatible = "marvell,armada-380-sdhci",
355 },
356 {},
357 };
358 MODULE_DEVICE_TABLE(of, sdhci_pxav3_of_match);
359
360 static struct sdhci_pxa_platdata *pxav3_get_mmc_pdata(struct device *dev)
361 {
362 struct sdhci_pxa_platdata *pdata;
363 struct device_node *np = dev->of_node;
364 u32 clk_delay_cycles;
365
366 pdata = devm_kzalloc(dev, sizeof(*pdata), GFP_KERNEL);
367 if (!pdata)
368 return NULL;
369
370 if (!of_property_read_u32(np, "mrvl,clk-delay-cycles",
371 &clk_delay_cycles))
372 pdata->clk_delay_cycles = clk_delay_cycles;
373
374 return pdata;
375 }
376 #else
377 static inline struct sdhci_pxa_platdata *pxav3_get_mmc_pdata(struct device *dev)
378 {
379 return NULL;
380 }
381 #endif
382
383 static int sdhci_pxav3_probe(struct platform_device *pdev)
384 {
385 struct sdhci_pltfm_host *pltfm_host;
386 struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data;
387 struct device *dev = &pdev->dev;
388 struct device_node *np = pdev->dev.of_node;
389 struct sdhci_host *host = NULL;
390 struct sdhci_pxa *pxa = NULL;
391 const struct of_device_id *match;
392 int ret;
393
394 host = sdhci_pltfm_init(pdev, &sdhci_pxav3_pdata, sizeof(*pxa));
395 if (IS_ERR(host))
396 return PTR_ERR(host);
397
398 pltfm_host = sdhci_priv(host);
399 pxa = sdhci_pltfm_priv(pltfm_host);
400
401 pxa->clk_io = devm_clk_get(dev, "io");
402 if (IS_ERR(pxa->clk_io))
403 pxa->clk_io = devm_clk_get(dev, NULL);
404 if (IS_ERR(pxa->clk_io)) {
405 dev_err(dev, "failed to get io clock\n");
406 ret = PTR_ERR(pxa->clk_io);
407 goto err_clk_get;
408 }
409 pltfm_host->clk = pxa->clk_io;
410 clk_prepare_enable(pxa->clk_io);
411
412 pxa->clk_core = devm_clk_get(dev, "core");
413 if (!IS_ERR(pxa->clk_core))
414 clk_prepare_enable(pxa->clk_core);
415
416 /* enable 1/8V DDR capable */
417 host->mmc->caps |= MMC_CAP_1_8V_DDR;
418
419 if (of_device_is_compatible(np, "marvell,armada-380-sdhci")) {
420 ret = armada_38x_quirks(pdev, host);
421 if (ret < 0)
422 goto err_mbus_win;
423 ret = mv_conf_mbus_windows(pdev, mv_mbus_dram_info());
424 if (ret < 0)
425 goto err_mbus_win;
426 }
427
428 match = of_match_device(of_match_ptr(sdhci_pxav3_of_match), &pdev->dev);
429 if (match) {
430 ret = mmc_of_parse(host->mmc);
431 if (ret)
432 goto err_of_parse;
433 sdhci_get_of_property(pdev);
434 pdata = pxav3_get_mmc_pdata(dev);
435 pdev->dev.platform_data = pdata;
436 } else if (pdata) {
437 /* on-chip device */
438 if (pdata->flags & PXA_FLAG_CARD_PERMANENT)
439 host->mmc->caps |= MMC_CAP_NONREMOVABLE;
440
441 /* If slot design supports 8 bit data, indicate this to MMC. */
442 if (pdata->flags & PXA_FLAG_SD_8_BIT_CAPABLE_SLOT)
443 host->mmc->caps |= MMC_CAP_8_BIT_DATA;
444
445 if (pdata->quirks)
446 host->quirks |= pdata->quirks;
447 if (pdata->quirks2)
448 host->quirks2 |= pdata->quirks2;
449 if (pdata->host_caps)
450 host->mmc->caps |= pdata->host_caps;
451 if (pdata->host_caps2)
452 host->mmc->caps2 |= pdata->host_caps2;
453 if (pdata->pm_caps)
454 host->mmc->pm_caps |= pdata->pm_caps;
455
456 if (gpio_is_valid(pdata->ext_cd_gpio)) {
457 ret = mmc_gpio_request_cd(host->mmc, pdata->ext_cd_gpio,
458 0);
459 if (ret) {
460 dev_err(mmc_dev(host->mmc),
461 "failed to allocate card detect gpio\n");
462 goto err_cd_req;
463 }
464 }
465 }
466
467 pm_runtime_get_noresume(&pdev->dev);
468 pm_runtime_set_active(&pdev->dev);
469 pm_runtime_set_autosuspend_delay(&pdev->dev, PXAV3_RPM_DELAY_MS);
470 pm_runtime_use_autosuspend(&pdev->dev);
471 pm_runtime_enable(&pdev->dev);
472 pm_suspend_ignore_children(&pdev->dev, 1);
473
474 ret = sdhci_add_host(host);
475 if (ret)
476 goto err_add_host;
477
478 if (host->mmc->pm_caps & MMC_PM_WAKE_SDIO_IRQ)
479 device_init_wakeup(&pdev->dev, 1);
480
481 pm_runtime_put_autosuspend(&pdev->dev);
482
483 return 0;
484
485 err_add_host:
486 pm_runtime_disable(&pdev->dev);
487 pm_runtime_put_noidle(&pdev->dev);
488 err_of_parse:
489 err_cd_req:
490 err_mbus_win:
491 clk_disable_unprepare(pxa->clk_io);
492 clk_disable_unprepare(pxa->clk_core);
493 err_clk_get:
494 sdhci_pltfm_free(pdev);
495 return ret;
496 }
497
498 static int sdhci_pxav3_remove(struct platform_device *pdev)
499 {
500 struct sdhci_host *host = platform_get_drvdata(pdev);
501 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
502 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
503
504 pm_runtime_get_sync(&pdev->dev);
505 pm_runtime_disable(&pdev->dev);
506 pm_runtime_put_noidle(&pdev->dev);
507
508 sdhci_remove_host(host, 1);
509
510 clk_disable_unprepare(pxa->clk_io);
511 clk_disable_unprepare(pxa->clk_core);
512
513 sdhci_pltfm_free(pdev);
514
515 return 0;
516 }
517
518 #ifdef CONFIG_PM_SLEEP
519 static int sdhci_pxav3_suspend(struct device *dev)
520 {
521 int ret;
522 struct sdhci_host *host = dev_get_drvdata(dev);
523
524 pm_runtime_get_sync(dev);
525 if (host->tuning_mode != SDHCI_TUNING_MODE_3)
526 mmc_retune_needed(host->mmc);
527 ret = sdhci_suspend_host(host);
528 pm_runtime_mark_last_busy(dev);
529 pm_runtime_put_autosuspend(dev);
530
531 return ret;
532 }
533
534 static int sdhci_pxav3_resume(struct device *dev)
535 {
536 int ret;
537 struct sdhci_host *host = dev_get_drvdata(dev);
538
539 pm_runtime_get_sync(dev);
540 ret = sdhci_resume_host(host);
541 pm_runtime_mark_last_busy(dev);
542 pm_runtime_put_autosuspend(dev);
543
544 return ret;
545 }
546 #endif
547
548 #ifdef CONFIG_PM
549 static int sdhci_pxav3_runtime_suspend(struct device *dev)
550 {
551 struct sdhci_host *host = dev_get_drvdata(dev);
552 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
553 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
554 int ret;
555
556 ret = sdhci_runtime_suspend_host(host);
557 if (ret)
558 return ret;
559
560 if (host->tuning_mode != SDHCI_TUNING_MODE_3)
561 mmc_retune_needed(host->mmc);
562
563 clk_disable_unprepare(pxa->clk_io);
564 if (!IS_ERR(pxa->clk_core))
565 clk_disable_unprepare(pxa->clk_core);
566
567 return 0;
568 }
569
570 static int sdhci_pxav3_runtime_resume(struct device *dev)
571 {
572 struct sdhci_host *host = dev_get_drvdata(dev);
573 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
574 struct sdhci_pxa *pxa = sdhci_pltfm_priv(pltfm_host);
575
576 clk_prepare_enable(pxa->clk_io);
577 if (!IS_ERR(pxa->clk_core))
578 clk_prepare_enable(pxa->clk_core);
579
580 return sdhci_runtime_resume_host(host);
581 }
582 #endif
583
584 static const struct dev_pm_ops sdhci_pxav3_pmops = {
585 SET_SYSTEM_SLEEP_PM_OPS(sdhci_pxav3_suspend, sdhci_pxav3_resume)
586 SET_RUNTIME_PM_OPS(sdhci_pxav3_runtime_suspend,
587 sdhci_pxav3_runtime_resume, NULL)
588 };
589
590 static struct platform_driver sdhci_pxav3_driver = {
591 .driver = {
592 .name = "sdhci-pxav3",
593 .of_match_table = of_match_ptr(sdhci_pxav3_of_match),
594 .pm = &sdhci_pxav3_pmops,
595 },
596 .probe = sdhci_pxav3_probe,
597 .remove = sdhci_pxav3_remove,
598 };
599
600 module_platform_driver(sdhci_pxav3_driver);
601
602 MODULE_DESCRIPTION("SDHCI driver for pxav3");
603 MODULE_AUTHOR("Marvell International Ltd.");
604 MODULE_LICENSE("GPL v2");
605
Linux with added FPC-III support