arch/arm/mach-at91/at91sam9n12.c

   1 /*
   2  * SoC specific setup code for the AT91SAM9N12
   3  *
   4  * Copyright (C) 2012 Atmel Corporation.
   5  *
   6  * Licensed under GPLv2 or later.
   7  */
   8
   9 #include <linux/module.h>
  10 #include <linux/dma-mapping.h>
  11 #include <linux/clk/at91_pmc.h>
  12
  13 #include <asm/irq.h>
  14 #include <asm/mach/arch.h>
  15 #include <asm/mach/map.h>
  16 #include <mach/at91sam9n12.h>
  17 #include <mach/cpu.h>
  18
  19 #include "board.h"
  20 #include "soc.h"
  21 #include "generic.h"
  22 #include "clock.h"
  23 #include "sam9_smc.h"
  24
  25 /* --------------------------------------------------------------------
  26  *  Clocks
  27  * -------------------------------------------------------------------- */
  28
  29 /*
  30  * The peripheral clocks.
  31  */
  32 static struct clk pioAB_clk = {
  33         .name           = "pioAB_clk",
  34         .pmc_mask       = 1 << AT91SAM9N12_ID_PIOAB,
  35         .type           = CLK_TYPE_PERIPHERAL,
  36 };
  37 static struct clk pioCD_clk = {
  38         .name           = "pioCD_clk",
  39         .pmc_mask       = 1 << AT91SAM9N12_ID_PIOCD,
  40         .type           = CLK_TYPE_PERIPHERAL,
  41 };
  42 static struct clk usart0_clk = {
  43         .name           = "usart0_clk",
  44         .pmc_mask       = 1 << AT91SAM9N12_ID_USART0,
  45         .type           = CLK_TYPE_PERIPHERAL,
  46 };
  47 static struct clk usart1_clk = {
  48         .name           = "usart1_clk",
  49         .pmc_mask       = 1 << AT91SAM9N12_ID_USART1,
  50         .type           = CLK_TYPE_PERIPHERAL,
  51 };
  52 static struct clk usart2_clk = {
  53         .name           = "usart2_clk",
  54         .pmc_mask       = 1 << AT91SAM9N12_ID_USART2,
  55         .type           = CLK_TYPE_PERIPHERAL,
  56 };
  57 static struct clk usart3_clk = {
  58         .name           = "usart3_clk",
  59         .pmc_mask       = 1 << AT91SAM9N12_ID_USART3,
  60         .type           = CLK_TYPE_PERIPHERAL,
  61 };
  62 static struct clk twi0_clk = {
  63         .name           = "twi0_clk",
  64         .pmc_mask       = 1 << AT91SAM9N12_ID_TWI0,
  65         .type           = CLK_TYPE_PERIPHERAL,
  66 };
  67 static struct clk twi1_clk = {
  68         .name           = "twi1_clk",
  69         .pmc_mask       = 1 << AT91SAM9N12_ID_TWI1,
  70         .type           = CLK_TYPE_PERIPHERAL,
  71 };
  72 static struct clk mmc_clk = {
  73         .name           = "mci_clk",
  74         .pmc_mask       = 1 << AT91SAM9N12_ID_MCI,
  75         .type           = CLK_TYPE_PERIPHERAL,
  76 };
  77 static struct clk spi0_clk = {
  78         .name           = "spi0_clk",
  79         .pmc_mask       = 1 << AT91SAM9N12_ID_SPI0,
  80         .type           = CLK_TYPE_PERIPHERAL,
  81 };
  82 static struct clk spi1_clk = {
  83         .name           = "spi1_clk",
  84         .pmc_mask       = 1 << AT91SAM9N12_ID_SPI1,
  85         .type           = CLK_TYPE_PERIPHERAL,
  86 };
  87 static struct clk uart0_clk = {
  88         .name           = "uart0_clk",
  89         .pmc_mask       = 1 << AT91SAM9N12_ID_UART0,
  90         .type           = CLK_TYPE_PERIPHERAL,
  91 };
  92 static struct clk uart1_clk = {
  93         .name           = "uart1_clk",
  94         .pmc_mask       = 1 << AT91SAM9N12_ID_UART1,
  95         .type           = CLK_TYPE_PERIPHERAL,
  96 };
  97 static struct clk tcb_clk = {
  98         .name           = "tcb_clk",
  99         .pmc_mask       = 1 << AT91SAM9N12_ID_TCB,
 100         .type           = CLK_TYPE_PERIPHERAL,
 101 };
 102 static struct clk pwm_clk = {
 103         .name           = "pwm_clk",
 104         .pmc_mask       = 1 << AT91SAM9N12_ID_PWM,
 105         .type           = CLK_TYPE_PERIPHERAL,
 106 };
 107 static struct clk adc_clk = {
 108         .name           = "adc_clk",
 109         .pmc_mask       = 1 << AT91SAM9N12_ID_ADC,
 110         .type   = CLK_TYPE_PERIPHERAL,
 111 };
 112 static struct clk dma_clk = {
 113         .name           = "dma_clk",
 114         .pmc_mask       = 1 << AT91SAM9N12_ID_DMA,
 115         .type   = CLK_TYPE_PERIPHERAL,
 116 };
 117 static struct clk uhp_clk = {
 118         .name           = "uhp",
 119         .pmc_mask       = 1 << AT91SAM9N12_ID_UHP,
 120         .type           = CLK_TYPE_PERIPHERAL,
 121 };
 122 static struct clk udp_clk = {
 123         .name           = "udp_clk",
 124         .pmc_mask       = 1 << AT91SAM9N12_ID_UDP,
 125         .type           = CLK_TYPE_PERIPHERAL,
 126 };
 127 static struct clk lcdc_clk = {
 128         .name           = "lcdc_clk",
 129         .pmc_mask       = 1 << AT91SAM9N12_ID_LCDC,
 130         .type           = CLK_TYPE_PERIPHERAL,
 131 };
 132 static struct clk ssc_clk = {
 133         .name           = "ssc_clk",
 134         .pmc_mask       = 1 << AT91SAM9N12_ID_SSC,
 135         .type           = CLK_TYPE_PERIPHERAL,
 136 };
 137
 138 static struct clk *periph_clocks[] __initdata = {
 139         &pioAB_clk,
 140         &pioCD_clk,
 141         &usart0_clk,
 142         &usart1_clk,
 143         &usart2_clk,
 144         &usart3_clk,
 145         &twi0_clk,
 146         &twi1_clk,
 147         &mmc_clk,
 148         &spi0_clk,
 149         &spi1_clk,
 150         &lcdc_clk,
 151         &uart0_clk,
 152         &uart1_clk,
 153         &tcb_clk,
 154         &pwm_clk,
 155         &adc_clk,
 156         &dma_clk,
 157         &uhp_clk,
 158         &udp_clk,
 159         &ssc_clk,
 160 };
 161
 162 static struct clk_lookup periph_clocks_lookups[] = {
 163         /* lookup table for DT entries */
 164         CLKDEV_CON_DEV_ID("usart", "fffff200.serial", &mck),
 165         CLKDEV_CON_DEV_ID("usart", "f801c000.serial", &usart0_clk),
 166         CLKDEV_CON_DEV_ID("usart", "f8020000.serial", &usart1_clk),
 167         CLKDEV_CON_DEV_ID("usart", "f8024000.serial", &usart2_clk),
 168         CLKDEV_CON_DEV_ID("usart", "f8028000.serial", &usart3_clk),
 169         CLKDEV_CON_DEV_ID("t0_clk", "f8008000.timer", &tcb_clk),
 170         CLKDEV_CON_DEV_ID("t0_clk", "f800c000.timer", &tcb_clk),
 171         CLKDEV_CON_DEV_ID("mci_clk", "f0008000.mmc", &mmc_clk),
 172         CLKDEV_CON_DEV_ID(NULL, "f0010000.ssc", &ssc_clk),
 173         CLKDEV_CON_DEV_ID("dma_clk", "ffffec00.dma-controller", &dma_clk),
 174         CLKDEV_CON_DEV_ID(NULL, "f8010000.i2c", &twi0_clk),
 175         CLKDEV_CON_DEV_ID(NULL, "f8014000.i2c", &twi1_clk),
 176         CLKDEV_CON_DEV_ID("spi_clk", "f0000000.spi", &spi0_clk),
 177         CLKDEV_CON_DEV_ID("spi_clk", "f0004000.spi", &spi1_clk),
 178         CLKDEV_CON_DEV_ID(NULL, "fffff400.gpio", &pioAB_clk),
 179         CLKDEV_CON_DEV_ID(NULL, "fffff600.gpio", &pioAB_clk),
 180         CLKDEV_CON_DEV_ID(NULL, "fffff800.gpio", &pioCD_clk),
 181         CLKDEV_CON_DEV_ID(NULL, "fffffa00.gpio", &pioCD_clk),
 182         /* additional fake clock for macb_hclk */
 183         CLKDEV_CON_DEV_ID("hclk", "500000.ohci", &uhp_clk),
 184         CLKDEV_CON_DEV_ID("ohci_clk", "500000.ohci", &uhp_clk),
 185 };
 186
 187 /*
 188  * The two programmable clocks.
 189  * You must configure pin multiplexing to bring these signals out.
 190  */
 191 static struct clk pck0 = {
 192         .name           = "pck0",
 193         .pmc_mask       = AT91_PMC_PCK0,
 194         .type           = CLK_TYPE_PROGRAMMABLE,
 195         .id             = 0,
 196 };
 197 static struct clk pck1 = {
 198         .name           = "pck1",
 199         .pmc_mask       = AT91_PMC_PCK1,
 200         .type           = CLK_TYPE_PROGRAMMABLE,
 201         .id             = 1,
 202 };
 203
 204 static void __init at91sam9n12_register_clocks(void)
 205 {
 206         int i;
 207
 208         for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)
 209                 clk_register(periph_clocks[i]);
 210         clk_register(&pck0);
 211         clk_register(&pck1);
 212
 213         clkdev_add_table(periph_clocks_lookups,
 214                          ARRAY_SIZE(periph_clocks_lookups));
 215
 216 }
 217
 218 /* --------------------------------------------------------------------
 219  *  AT91SAM9N12 processor initialization
 220  * -------------------------------------------------------------------- */
 221
 222 static void __init at91sam9n12_map_io(void)
 223 {
 224         at91_init_sram(0, AT91SAM9N12_SRAM_BASE, AT91SAM9N12_SRAM_SIZE);
 225 }
 226
 227 static void __init at91sam9n12_initialize(void)
 228 {
 229         at91_sysirq_mask_rtc(AT91SAM9N12_BASE_RTC);
 230 }
 231
 232 AT91_SOC_START(at91sam9n12)
 233         .map_io = at91sam9n12_map_io,
 234         .register_clocks = at91sam9n12_register_clocks,
 235         .init = at91sam9n12_initialize,
 236 AT91_SOC_END