?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
fix a kmap leak in virtio_console
[linux/fpc-iii.git] / drivers / net / wireless / iwlwifi / pcie / tx.c
blob3d549008b3e2db714df564e16060948e3336ee41
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2014 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29 #include <linux/etherdevice.h>
30 #include <linux/slab.h>
31 #include <linux/sched.h>
32
33 #include "iwl-debug.h"
34 #include "iwl-csr.h"
35 #include "iwl-prph.h"
36 #include "iwl-io.h"
37 #include "iwl-op-mode.h"
38 #include "internal.h"
39 /* FIXME: need to abstract out TX command (once we know what it looks like) */
40 #include "dvm/commands.h"
41
42 #define IWL_TX_CRC_SIZE 4
43 #define IWL_TX_DELIMITER_SIZE 4
44
45 /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
46 * DMA services
47 *
48 * Theory of operation
49 *
50 * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
51 * of buffer descriptors, each of which points to one or more data buffers for
52 * the device to read from or fill. Driver and device exchange status of each
53 * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
54 * entries in each circular buffer, to protect against confusing empty and full
55 * queue states.
56 *
57 * The device reads or writes the data in the queues via the device's several
58 * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
59 *
60 * For Tx queue, there are low mark and high mark limits. If, after queuing
61 * the packet for Tx, free space become < low mark, Tx queue stopped. When
62 * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
63 * Tx queue resumed.
64 *
65 ***************************************************/
66 static int iwl_queue_space(const struct iwl_queue *q)
67 {
68 unsigned int max;
69 unsigned int used;
70
71 /*
72 * To avoid ambiguity between empty and completely full queues, there
73 * should always be less than q->n_bd elements in the queue.
74 * If q->n_window is smaller than q->n_bd, there is no need to reserve
75 * any queue entries for this purpose.
76 */
77 if (q->n_window < q->n_bd)
78 max = q->n_window;
79 else
80 max = q->n_bd - 1;
81
82 /*
83 * q->n_bd is a power of 2, so the following is equivalent to modulo by
84 * q->n_bd and is well defined for negative dividends.
85 */
86 used = (q->write_ptr - q->read_ptr) & (q->n_bd - 1);
87
88 if (WARN_ON(used > max))
89 return 0;
90
91 return max - used;
92 }
93
94 /*
95 * iwl_queue_init - Initialize queue's high/low-water and read/write indexes
96 */
97 static int iwl_queue_init(struct iwl_queue *q, int count, int slots_num, u32 id)
98 {
99 q->n_bd = count;
100 q->n_window = slots_num;
101 q->id = id;
102
103 /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
104 * and iwl_queue_dec_wrap are broken. */
105 if (WARN_ON(!is_power_of_2(count)))
106 return -EINVAL;
107
108 /* slots_num must be power-of-two size, otherwise
109 * get_cmd_index is broken. */
110 if (WARN_ON(!is_power_of_2(slots_num)))
111 return -EINVAL;
112
113 q->low_mark = q->n_window / 4;
114 if (q->low_mark < 4)
115 q->low_mark = 4;
116
117 q->high_mark = q->n_window / 8;
118 if (q->high_mark < 2)
119 q->high_mark = 2;
120
121 q->write_ptr = 0;
122 q->read_ptr = 0;
123
124 return 0;
125 }
126
127 static int iwl_pcie_alloc_dma_ptr(struct iwl_trans *trans,
128 struct iwl_dma_ptr *ptr, size_t size)
129 {
130 if (WARN_ON(ptr->addr))
131 return -EINVAL;
132
133 ptr->addr = dma_alloc_coherent(trans->dev, size,
134 &ptr->dma, GFP_KERNEL);
135 if (!ptr->addr)
136 return -ENOMEM;
137 ptr->size = size;
138 return 0;
139 }
140
141 static void iwl_pcie_free_dma_ptr(struct iwl_trans *trans,
142 struct iwl_dma_ptr *ptr)
143 {
144 if (unlikely(!ptr->addr))
145 return;
146
147 dma_free_coherent(trans->dev, ptr->size, ptr->addr, ptr->dma);
148 memset(ptr, 0, sizeof(*ptr));
149 }
150
151 static void iwl_pcie_txq_stuck_timer(unsigned long data)
152 {
153 struct iwl_txq *txq = (void *)data;
154 struct iwl_queue *q = &txq->q;
155 struct iwl_trans_pcie *trans_pcie = txq->trans_pcie;
156 struct iwl_trans *trans = iwl_trans_pcie_get_trans(trans_pcie);
157 u32 scd_sram_addr = trans_pcie->scd_base_addr +
158 SCD_TX_STTS_QUEUE_OFFSET(txq->q.id);
159 u8 buf[16];
160 int i;
161
162 spin_lock(&txq->lock);
163 /* check if triggered erroneously */
164 if (txq->q.read_ptr == txq->q.write_ptr) {
165 spin_unlock(&txq->lock);
166 return;
167 }
168 spin_unlock(&txq->lock);
169
170 IWL_ERR(trans, "Queue %d stuck for %u ms.\n", txq->q.id,
171 jiffies_to_msecs(trans_pcie->wd_timeout));
172 IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n",
173 txq->q.read_ptr, txq->q.write_ptr);
174
175 iwl_trans_read_mem_bytes(trans, scd_sram_addr, buf, sizeof(buf));
176
177 iwl_print_hex_error(trans, buf, sizeof(buf));
178
179 for (i = 0; i < FH_TCSR_CHNL_NUM; i++)
180 IWL_ERR(trans, "FH TRBs(%d) = 0x%08x\n", i,
181 iwl_read_direct32(trans, FH_TX_TRB_REG(i)));
182
183 for (i = 0; i < trans->cfg->base_params->num_of_queues; i++) {
184 u32 status = iwl_read_prph(trans, SCD_QUEUE_STATUS_BITS(i));
185 u8 fifo = (status >> SCD_QUEUE_STTS_REG_POS_TXF) & 0x7;
186 bool active = !!(status & BIT(SCD_QUEUE_STTS_REG_POS_ACTIVE));
187 u32 tbl_dw =
188 iwl_trans_read_mem32(trans,
189 trans_pcie->scd_base_addr +
190 SCD_TRANS_TBL_OFFSET_QUEUE(i));
191
192 if (i & 0x1)
193 tbl_dw = (tbl_dw & 0xFFFF0000) >> 16;
194 else
195 tbl_dw = tbl_dw & 0x0000FFFF;
196
197 IWL_ERR(trans,
198 "Q %d is %sactive and mapped to fifo %d ra_tid 0x%04x [%d,%d]\n",
199 i, active ? "" : "in", fifo, tbl_dw,
200 iwl_read_prph(trans,
201 SCD_QUEUE_RDPTR(i)) & (txq->q.n_bd - 1),
202 iwl_read_prph(trans, SCD_QUEUE_WRPTR(i)));
203 }
204
205 for (i = q->read_ptr; i != q->write_ptr;
206 i = iwl_queue_inc_wrap(i, q->n_bd))
207 IWL_ERR(trans, "scratch %d = 0x%08x\n", i,
208 le32_to_cpu(txq->scratchbufs[i].scratch));
209
210 iwl_trans_fw_error(trans);
211 }
212
213 /*
214 * iwl_pcie_txq_update_byte_cnt_tbl - Set up entry in Tx byte-count array
215 */
216 static void iwl_pcie_txq_update_byte_cnt_tbl(struct iwl_trans *trans,
217 struct iwl_txq *txq, u16 byte_cnt)
218 {
219 struct iwlagn_scd_bc_tbl *scd_bc_tbl;
220 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
221 int write_ptr = txq->q.write_ptr;
222 int txq_id = txq->q.id;
223 u8 sec_ctl = 0;
224 u8 sta_id = 0;
225 u16 len = byte_cnt + IWL_TX_CRC_SIZE + IWL_TX_DELIMITER_SIZE;
226 __le16 bc_ent;
227 struct iwl_tx_cmd *tx_cmd =
228 (void *) txq->entries[txq->q.write_ptr].cmd->payload;
229
230 scd_bc_tbl = trans_pcie->scd_bc_tbls.addr;
231
232 WARN_ON(len > 0xFFF || write_ptr >= TFD_QUEUE_SIZE_MAX);
233
234 sta_id = tx_cmd->sta_id;
235 sec_ctl = tx_cmd->sec_ctl;
236
237 switch (sec_ctl & TX_CMD_SEC_MSK) {
238 case TX_CMD_SEC_CCM:
239 len += IEEE80211_CCMP_MIC_LEN;
240 break;
241 case TX_CMD_SEC_TKIP:
242 len += IEEE80211_TKIP_ICV_LEN;
243 break;
244 case TX_CMD_SEC_WEP:
245 len += IEEE80211_WEP_IV_LEN + IEEE80211_WEP_ICV_LEN;
246 break;
247 }
248
249 if (trans_pcie->bc_table_dword)
250 len = DIV_ROUND_UP(len, 4);
251
252 bc_ent = cpu_to_le16(len | (sta_id << 12));
253
254 scd_bc_tbl[txq_id].tfd_offset[write_ptr] = bc_ent;
255
256 if (write_ptr < TFD_QUEUE_SIZE_BC_DUP)
257 scd_bc_tbl[txq_id].
258 tfd_offset[TFD_QUEUE_SIZE_MAX + write_ptr] = bc_ent;
259 }
260
261 static void iwl_pcie_txq_inval_byte_cnt_tbl(struct iwl_trans *trans,
262 struct iwl_txq *txq)
263 {
264 struct iwl_trans_pcie *trans_pcie =
265 IWL_TRANS_GET_PCIE_TRANS(trans);
266 struct iwlagn_scd_bc_tbl *scd_bc_tbl = trans_pcie->scd_bc_tbls.addr;
267 int txq_id = txq->q.id;
268 int read_ptr = txq->q.read_ptr;
269 u8 sta_id = 0;
270 __le16 bc_ent;
271 struct iwl_tx_cmd *tx_cmd =
272 (void *)txq->entries[txq->q.read_ptr].cmd->payload;
273
274 WARN_ON(read_ptr >= TFD_QUEUE_SIZE_MAX);
275
276 if (txq_id != trans_pcie->cmd_queue)
277 sta_id = tx_cmd->sta_id;
278
279 bc_ent = cpu_to_le16(1 | (sta_id << 12));
280 scd_bc_tbl[txq_id].tfd_offset[read_ptr] = bc_ent;
281
282 if (read_ptr < TFD_QUEUE_SIZE_BC_DUP)
283 scd_bc_tbl[txq_id].
284 tfd_offset[TFD_QUEUE_SIZE_MAX + read_ptr] = bc_ent;
285 }
286
287 /*
288 * iwl_pcie_txq_inc_wr_ptr - Send new write index to hardware
289 */
290 void iwl_pcie_txq_inc_wr_ptr(struct iwl_trans *trans, struct iwl_txq *txq)
291 {
292 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
293 u32 reg = 0;
294 int txq_id = txq->q.id;
295
296 if (txq->need_update == 0)
297 return;
298
299 if (trans->cfg->base_params->shadow_reg_enable ||
300 txq_id == trans_pcie->cmd_queue) {
301 /* shadow register enabled */
302 iwl_write32(trans, HBUS_TARG_WRPTR,
303 txq->q.write_ptr | (txq_id << 8));
304 } else {
305 /* if we're trying to save power */
306 if (test_bit(STATUS_TPOWER_PMI, &trans->status)) {
307 /* wake up nic if it's powered down ...
308 * uCode will wake up, and interrupt us again, so next
309 * time we'll skip this part. */
310 reg = iwl_read32(trans, CSR_UCODE_DRV_GP1);
311
312 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
313 IWL_DEBUG_INFO(trans,
314 "Tx queue %d requesting wakeup,"
315 " GP1 = 0x%x\n", txq_id, reg);
316 iwl_set_bit(trans, CSR_GP_CNTRL,
317 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
318 return;
319 }
320
321 IWL_DEBUG_TX(trans, "Q:%d WR: 0x%x\n", txq_id,
322 txq->q.write_ptr);
323
324 iwl_write_direct32(trans, HBUS_TARG_WRPTR,
325 txq->q.write_ptr | (txq_id << 8));
326
327 /*
328 * else not in power-save mode,
329 * uCode will never sleep when we're
330 * trying to tx (during RFKILL, we're not trying to tx).
331 */
332 } else
333 iwl_write32(trans, HBUS_TARG_WRPTR,
334 txq->q.write_ptr | (txq_id << 8));
335 }
336 txq->need_update = 0;
337 }
338
339 static inline dma_addr_t iwl_pcie_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
340 {
341 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
342
343 dma_addr_t addr = get_unaligned_le32(&tb->lo);
344 if (sizeof(dma_addr_t) > sizeof(u32))
345 addr |=
346 ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
347
348 return addr;
349 }
350
351 static inline u16 iwl_pcie_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
352 {
353 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
354
355 return le16_to_cpu(tb->hi_n_len) >> 4;
356 }
357
358 static inline void iwl_pcie_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
359 dma_addr_t addr, u16 len)
360 {
361 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
362 u16 hi_n_len = len << 4;
363
364 put_unaligned_le32(addr, &tb->lo);
365 if (sizeof(dma_addr_t) > sizeof(u32))
366 hi_n_len |= ((addr >> 16) >> 16) & 0xF;
367
368 tb->hi_n_len = cpu_to_le16(hi_n_len);
369
370 tfd->num_tbs = idx + 1;
371 }
372
373 static inline u8 iwl_pcie_tfd_get_num_tbs(struct iwl_tfd *tfd)
374 {
375 return tfd->num_tbs & 0x1f;
376 }
377
378 static void iwl_pcie_tfd_unmap(struct iwl_trans *trans,
379 struct iwl_cmd_meta *meta,
380 struct iwl_tfd *tfd)
381 {
382 int i;
383 int num_tbs;
384
385 /* Sanity check on number of chunks */
386 num_tbs = iwl_pcie_tfd_get_num_tbs(tfd);
387
388 if (num_tbs >= IWL_NUM_OF_TBS) {
389 IWL_ERR(trans, "Too many chunks: %i\n", num_tbs);
390 /* @todo issue fatal error, it is quite serious situation */
391 return;
392 }
393
394 /* first TB is never freed - it's the scratchbuf data */
395
396 for (i = 1; i < num_tbs; i++)
397 dma_unmap_single(trans->dev, iwl_pcie_tfd_tb_get_addr(tfd, i),
398 iwl_pcie_tfd_tb_get_len(tfd, i),
399 DMA_TO_DEVICE);
400
401 tfd->num_tbs = 0;
402 }
403
404 /*
405 * iwl_pcie_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
406 * @trans - transport private data
407 * @txq - tx queue
408 * @dma_dir - the direction of the DMA mapping
409 *
410 * Does NOT advance any TFD circular buffer read/write indexes
411 * Does NOT free the TFD itself (which is within circular buffer)
412 */
413 static void iwl_pcie_txq_free_tfd(struct iwl_trans *trans, struct iwl_txq *txq)
414 {
415 struct iwl_tfd *tfd_tmp = txq->tfds;
416
417 /* rd_ptr is bounded by n_bd and idx is bounded by n_window */
418 int rd_ptr = txq->q.read_ptr;
419 int idx = get_cmd_index(&txq->q, rd_ptr);
420
421 lockdep_assert_held(&txq->lock);
422
423 /* We have only q->n_window txq->entries, but we use q->n_bd tfds */
424 iwl_pcie_tfd_unmap(trans, &txq->entries[idx].meta, &tfd_tmp[rd_ptr]);
425
426 /* free SKB */
427 if (txq->entries) {
428 struct sk_buff *skb;
429
430 skb = txq->entries[idx].skb;
431
432 /* Can be called from irqs-disabled context
433 * If skb is not NULL, it means that the whole queue is being
434 * freed and that the queue is not empty - free the skb
435 */
436 if (skb) {
437 iwl_op_mode_free_skb(trans->op_mode, skb);
438 txq->entries[idx].skb = NULL;
439 }
440 }
441 }
442
443 static int iwl_pcie_txq_build_tfd(struct iwl_trans *trans, struct iwl_txq *txq,
444 dma_addr_t addr, u16 len, u8 reset)
445 {
446 struct iwl_queue *q;
447 struct iwl_tfd *tfd, *tfd_tmp;
448 u32 num_tbs;
449
450 q = &txq->q;
451 tfd_tmp = txq->tfds;
452 tfd = &tfd_tmp[q->write_ptr];
453
454 if (reset)
455 memset(tfd, 0, sizeof(*tfd));
456
457 num_tbs = iwl_pcie_tfd_get_num_tbs(tfd);
458
459 /* Each TFD can point to a maximum 20 Tx buffers */
460 if (num_tbs >= IWL_NUM_OF_TBS) {
461 IWL_ERR(trans, "Error can not send more than %d chunks\n",
462 IWL_NUM_OF_TBS);
463 return -EINVAL;
464 }
465
466 if (WARN(addr & ~IWL_TX_DMA_MASK,
467 "Unaligned address = %llx\n", (unsigned long long)addr))
468 return -EINVAL;
469
470 iwl_pcie_tfd_set_tb(tfd, num_tbs, addr, len);
471
472 return 0;
473 }
474
475 static int iwl_pcie_txq_alloc(struct iwl_trans *trans,
476 struct iwl_txq *txq, int slots_num,
477 u32 txq_id)
478 {
479 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
480 size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX;
481 size_t scratchbuf_sz;
482 int i;
483
484 if (WARN_ON(txq->entries || txq->tfds))
485 return -EINVAL;
486
487 setup_timer(&txq->stuck_timer, iwl_pcie_txq_stuck_timer,
488 (unsigned long)txq);
489 txq->trans_pcie = trans_pcie;
490
491 txq->q.n_window = slots_num;
492
493 txq->entries = kcalloc(slots_num,
494 sizeof(struct iwl_pcie_txq_entry),
495 GFP_KERNEL);
496
497 if (!txq->entries)
498 goto error;
499
500 if (txq_id == trans_pcie->cmd_queue)
501 for (i = 0; i < slots_num; i++) {
502 txq->entries[i].cmd =
503 kmalloc(sizeof(struct iwl_device_cmd),
504 GFP_KERNEL);
505 if (!txq->entries[i].cmd)
506 goto error;
507 }
508
509 /* Circular buffer of transmit frame descriptors (TFDs),
510 * shared with device */
511 txq->tfds = dma_alloc_coherent(trans->dev, tfd_sz,
512 &txq->q.dma_addr, GFP_KERNEL);
513 if (!txq->tfds)
514 goto error;
515
516 BUILD_BUG_ON(IWL_HCMD_SCRATCHBUF_SIZE != sizeof(*txq->scratchbufs));
517 BUILD_BUG_ON(offsetof(struct iwl_pcie_txq_scratch_buf, scratch) !=
518 sizeof(struct iwl_cmd_header) +
519 offsetof(struct iwl_tx_cmd, scratch));
520
521 scratchbuf_sz = sizeof(*txq->scratchbufs) * slots_num;
522
523 txq->scratchbufs = dma_alloc_coherent(trans->dev, scratchbuf_sz,
524 &txq->scratchbufs_dma,
525 GFP_KERNEL);
526 if (!txq->scratchbufs)
527 goto err_free_tfds;
528
529 txq->q.id = txq_id;
530
531 return 0;
532 err_free_tfds:
533 dma_free_coherent(trans->dev, tfd_sz, txq->tfds, txq->q.dma_addr);
534 error:
535 if (txq->entries && txq_id == trans_pcie->cmd_queue)
536 for (i = 0; i < slots_num; i++)
537 kfree(txq->entries[i].cmd);
538 kfree(txq->entries);
539 txq->entries = NULL;
540
541 return -ENOMEM;
542
543 }
544
545 static int iwl_pcie_txq_init(struct iwl_trans *trans, struct iwl_txq *txq,
546 int slots_num, u32 txq_id)
547 {
548 int ret;
549
550 txq->need_update = 0;
551
552 /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
553 * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
554 BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
555
556 /* Initialize queue's high/low-water marks, and head/tail indexes */
557 ret = iwl_queue_init(&txq->q, TFD_QUEUE_SIZE_MAX, slots_num,
558 txq_id);
559 if (ret)
560 return ret;
561
562 spin_lock_init(&txq->lock);
563
564 /*
565 * Tell nic where to find circular buffer of Tx Frame Descriptors for
566 * given Tx queue, and enable the DMA channel used for that queue.
567 * Circular buffer (TFD queue in DRAM) physical base address */
568 iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id),
569 txq->q.dma_addr >> 8);
570
571 return 0;
572 }
573
574 /*
575 * iwl_pcie_txq_unmap - Unmap any remaining DMA mappings and free skb's
576 */
577 static void iwl_pcie_txq_unmap(struct iwl_trans *trans, int txq_id)
578 {
579 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
580 struct iwl_txq *txq = &trans_pcie->txq[txq_id];
581 struct iwl_queue *q = &txq->q;
582
583 if (!q->n_bd)
584 return;
585
586 spin_lock_bh(&txq->lock);
587 while (q->write_ptr != q->read_ptr) {
588 IWL_DEBUG_TX_REPLY(trans, "Q %d Free %d\n",
589 txq_id, q->read_ptr);
590 iwl_pcie_txq_free_tfd(trans, txq);
591 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd);
592 }
593 txq->active = false;
594 spin_unlock_bh(&txq->lock);
595
596 /* just in case - this queue may have been stopped */
597 iwl_wake_queue(trans, txq);
598 }
599
600 /*
601 * iwl_pcie_txq_free - Deallocate DMA queue.
602 * @txq: Transmit queue to deallocate.
603 *
604 * Empty queue by removing and destroying all BD's.
605 * Free all buffers.
606 * 0-fill, but do not free "txq" descriptor structure.
607 */
608 static void iwl_pcie_txq_free(struct iwl_trans *trans, int txq_id)
609 {
610 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
611 struct iwl_txq *txq = &trans_pcie->txq[txq_id];
612 struct device *dev = trans->dev;
613 int i;
614
615 if (WARN_ON(!txq))
616 return;
617
618 iwl_pcie_txq_unmap(trans, txq_id);
619
620 /* De-alloc array of command/tx buffers */
621 if (txq_id == trans_pcie->cmd_queue)
622 for (i = 0; i < txq->q.n_window; i++) {
623 kfree(txq->entries[i].cmd);
624 kfree(txq->entries[i].free_buf);
625 }
626
627 /* De-alloc circular buffer of TFDs */
628 if (txq->q.n_bd) {
629 dma_free_coherent(dev, sizeof(struct iwl_tfd) *
630 txq->q.n_bd, txq->tfds, txq->q.dma_addr);
631 txq->q.dma_addr = 0;
632
633 dma_free_coherent(dev,
634 sizeof(*txq->scratchbufs) * txq->q.n_window,
635 txq->scratchbufs, txq->scratchbufs_dma);
636 }
637
638 kfree(txq->entries);
639 txq->entries = NULL;
640
641 del_timer_sync(&txq->stuck_timer);
642
643 /* 0-fill queue descriptor structure */
644 memset(txq, 0, sizeof(*txq));
645 }
646
647 /*
648 * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask
649 */
650 static void iwl_pcie_txq_set_sched(struct iwl_trans *trans, u32 mask)
651 {
652 struct iwl_trans_pcie __maybe_unused *trans_pcie =
653 IWL_TRANS_GET_PCIE_TRANS(trans);
654
655 iwl_write_prph(trans, SCD_TXFACT, mask);
656 }
657
658 void iwl_pcie_tx_start(struct iwl_trans *trans, u32 scd_base_addr)
659 {
660 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
661 int nq = trans->cfg->base_params->num_of_queues;
662 int chan;
663 u32 reg_val;
664 int clear_dwords = (SCD_TRANS_TBL_OFFSET_QUEUE(nq) -
665 SCD_CONTEXT_MEM_LOWER_BOUND) / sizeof(u32);
666
667 /* make sure all queue are not stopped/used */
668 memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped));
669 memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used));
670
671 trans_pcie->scd_base_addr =
672 iwl_read_prph(trans, SCD_SRAM_BASE_ADDR);
673
674 WARN_ON(scd_base_addr != 0 &&
675 scd_base_addr != trans_pcie->scd_base_addr);
676
677 /* reset context data, TX status and translation data */
678 iwl_trans_write_mem(trans, trans_pcie->scd_base_addr +
679 SCD_CONTEXT_MEM_LOWER_BOUND,
680 NULL, clear_dwords);
681
682 iwl_write_prph(trans, SCD_DRAM_BASE_ADDR,
683 trans_pcie->scd_bc_tbls.dma >> 10);
684
685 /* The chain extension of the SCD doesn't work well. This feature is
686 * enabled by default by the HW, so we need to disable it manually.
687 */
688 iwl_write_prph(trans, SCD_CHAINEXT_EN, 0);
689
690 iwl_trans_ac_txq_enable(trans, trans_pcie->cmd_queue,
691 trans_pcie->cmd_fifo);
692
693 /* Activate all Tx DMA/FIFO channels */
694 iwl_pcie_txq_set_sched(trans, IWL_MASK(0, 7));
695
696 /* Enable DMA channel */
697 for (chan = 0; chan < FH_TCSR_CHNL_NUM; chan++)
698 iwl_write_direct32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(chan),
699 FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
700 FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE);
701
702 /* Update FH chicken bits */
703 reg_val = iwl_read_direct32(trans, FH_TX_CHICKEN_BITS_REG);
704 iwl_write_direct32(trans, FH_TX_CHICKEN_BITS_REG,
705 reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN);
706
707 /* Enable L1-Active */
708 iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG,
709 APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
710 }
711
712 void iwl_trans_pcie_tx_reset(struct iwl_trans *trans)
713 {
714 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
715 int txq_id;
716
717 for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
718 txq_id++) {
719 struct iwl_txq *txq = &trans_pcie->txq[txq_id];
720
721 iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id),
722 txq->q.dma_addr >> 8);
723 iwl_pcie_txq_unmap(trans, txq_id);
724 txq->q.read_ptr = 0;
725 txq->q.write_ptr = 0;
726 }
727
728 /* Tell NIC where to find the "keep warm" buffer */
729 iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG,
730 trans_pcie->kw.dma >> 4);
731
732 iwl_pcie_tx_start(trans, trans_pcie->scd_base_addr);
733 }
734
735 /*
736 * iwl_pcie_tx_stop - Stop all Tx DMA channels
737 */
738 int iwl_pcie_tx_stop(struct iwl_trans *trans)
739 {
740 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
741 int ch, txq_id, ret;
742
743 /* Turn off all Tx DMA fifos */
744 spin_lock(&trans_pcie->irq_lock);
745
746 iwl_pcie_txq_set_sched(trans, 0);
747
748 /* Stop each Tx DMA channel, and wait for it to be idle */
749 for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) {
750 iwl_write_direct32(trans,
751 FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0);
752 ret = iwl_poll_direct_bit(trans, FH_TSSR_TX_STATUS_REG,
753 FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), 1000);
754 if (ret < 0)
755 IWL_ERR(trans,
756 "Failing on timeout while stopping DMA channel %d [0x%08x]\n",
757 ch,
758 iwl_read_direct32(trans,
759 FH_TSSR_TX_STATUS_REG));
760 }
761 spin_unlock(&trans_pcie->irq_lock);
762
763 /*
764 * This function can be called before the op_mode disabled the
765 * queues. This happens when we have an rfkill interrupt.
766 * Since we stop Tx altogether - mark the queues as stopped.
767 */
768 memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped));
769 memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used));
770
771 /* This can happen: start_hw, stop_device */
772 if (!trans_pcie->txq)
773 return 0;
774
775 /* Unmap DMA from host system and free skb's */
776 for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
777 txq_id++)
778 iwl_pcie_txq_unmap(trans, txq_id);
779
780 return 0;
781 }
782
783 /*
784 * iwl_trans_tx_free - Free TXQ Context
785 *
786 * Destroy all TX DMA queues and structures
787 */
788 void iwl_pcie_tx_free(struct iwl_trans *trans)
789 {
790 int txq_id;
791 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
792
793 /* Tx queues */
794 if (trans_pcie->txq) {
795 for (txq_id = 0;
796 txq_id < trans->cfg->base_params->num_of_queues; txq_id++)
797 iwl_pcie_txq_free(trans, txq_id);
798 }
799
800 kfree(trans_pcie->txq);
801 trans_pcie->txq = NULL;
802
803 iwl_pcie_free_dma_ptr(trans, &trans_pcie->kw);
804
805 iwl_pcie_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls);
806 }
807
808 /*
809 * iwl_pcie_tx_alloc - allocate TX context
810 * Allocate all Tx DMA structures and initialize them
811 */
812 static int iwl_pcie_tx_alloc(struct iwl_trans *trans)
813 {
814 int ret;
815 int txq_id, slots_num;
816 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
817
818 u16 scd_bc_tbls_size = trans->cfg->base_params->num_of_queues *
819 sizeof(struct iwlagn_scd_bc_tbl);
820
821 /*It is not allowed to alloc twice, so warn when this happens.
822 * We cannot rely on the previous allocation, so free and fail */
823 if (WARN_ON(trans_pcie->txq)) {
824 ret = -EINVAL;
825 goto error;
826 }
827
828 ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls,
829 scd_bc_tbls_size);
830 if (ret) {
831 IWL_ERR(trans, "Scheduler BC Table allocation failed\n");
832 goto error;
833 }
834
835 /* Alloc keep-warm buffer */
836 ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE);
837 if (ret) {
838 IWL_ERR(trans, "Keep Warm allocation failed\n");
839 goto error;
840 }
841
842 trans_pcie->txq = kcalloc(trans->cfg->base_params->num_of_queues,
843 sizeof(struct iwl_txq), GFP_KERNEL);
844 if (!trans_pcie->txq) {
845 IWL_ERR(trans, "Not enough memory for txq\n");
846 ret = -ENOMEM;
847 goto error;
848 }
849
850 /* Alloc and init all Tx queues, including the command queue (#4/#9) */
851 for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
852 txq_id++) {
853 slots_num = (txq_id == trans_pcie->cmd_queue) ?
854 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
855 ret = iwl_pcie_txq_alloc(trans, &trans_pcie->txq[txq_id],
856 slots_num, txq_id);
857 if (ret) {
858 IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id);
859 goto error;
860 }
861 }
862
863 return 0;
864
865 error:
866 iwl_pcie_tx_free(trans);
867
868 return ret;
869 }
870 int iwl_pcie_tx_init(struct iwl_trans *trans)
871 {
872 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
873 int ret;
874 int txq_id, slots_num;
875 bool alloc = false;
876
877 if (!trans_pcie->txq) {
878 ret = iwl_pcie_tx_alloc(trans);
879 if (ret)
880 goto error;
881 alloc = true;
882 }
883
884 spin_lock(&trans_pcie->irq_lock);
885
886 /* Turn off all Tx DMA fifos */
887 iwl_write_prph(trans, SCD_TXFACT, 0);
888
889 /* Tell NIC where to find the "keep warm" buffer */
890 iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG,
891 trans_pcie->kw.dma >> 4);
892
893 spin_unlock(&trans_pcie->irq_lock);
894
895 /* Alloc and init all Tx queues, including the command queue (#4/#9) */
896 for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
897 txq_id++) {
898 slots_num = (txq_id == trans_pcie->cmd_queue) ?
899 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
900 ret = iwl_pcie_txq_init(trans, &trans_pcie->txq[txq_id],
901 slots_num, txq_id);
902 if (ret) {
903 IWL_ERR(trans, "Tx %d queue init failed\n", txq_id);
904 goto error;
905 }
906 }
907
908 return 0;
909 error:
910 /*Upon error, free only if we allocated something */
911 if (alloc)
912 iwl_pcie_tx_free(trans);
913 return ret;
914 }
915
916 static inline void iwl_pcie_txq_progress(struct iwl_trans_pcie *trans_pcie,
917 struct iwl_txq *txq)
918 {
919 if (!trans_pcie->wd_timeout)
920 return;
921
922 /*
923 * if empty delete timer, otherwise move timer forward
924 * since we're making progress on this queue
925 */
926 if (txq->q.read_ptr == txq->q.write_ptr)
927 del_timer(&txq->stuck_timer);
928 else
929 mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout);
930 }
931
932 /* Frees buffers until index _not_ inclusive */
933 void iwl_trans_pcie_reclaim(struct iwl_trans *trans, int txq_id, int ssn,
934 struct sk_buff_head *skbs)
935 {
936 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
937 struct iwl_txq *txq = &trans_pcie->txq[txq_id];
938 /* n_bd is usually 256 => n_bd - 1 = 0xff */
939 int tfd_num = ssn & (txq->q.n_bd - 1);
940 struct iwl_queue *q = &txq->q;
941 int last_to_free;
942
943 /* This function is not meant to release cmd queue*/
944 if (WARN_ON(txq_id == trans_pcie->cmd_queue))
945 return;
946
947 spin_lock_bh(&txq->lock);
948
949 if (!txq->active) {
950 IWL_DEBUG_TX_QUEUES(trans, "Q %d inactive - ignoring idx %d\n",
951 txq_id, ssn);
952 goto out;
953 }
954
955 if (txq->q.read_ptr == tfd_num)
956 goto out;
957
958 IWL_DEBUG_TX_REPLY(trans, "[Q %d] %d -> %d (%d)\n",
959 txq_id, txq->q.read_ptr, tfd_num, ssn);
960
961 /*Since we free until index _not_ inclusive, the one before index is
962 * the last we will free. This one must be used */
963 last_to_free = iwl_queue_dec_wrap(tfd_num, q->n_bd);
964
965 if (!iwl_queue_used(q, last_to_free)) {
966 IWL_ERR(trans,
967 "%s: Read index for DMA queue txq id (%d), last_to_free %d is out of range [0-%d] %d %d.\n",
968 __func__, txq_id, last_to_free, q->n_bd,
969 q->write_ptr, q->read_ptr);
970 goto out;
971 }
972
973 if (WARN_ON(!skb_queue_empty(skbs)))
974 goto out;
975
976 for (;
977 q->read_ptr != tfd_num;
978 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
979
980 if (WARN_ON_ONCE(txq->entries[txq->q.read_ptr].skb == NULL))
981 continue;
982
983 __skb_queue_tail(skbs, txq->entries[txq->q.read_ptr].skb);
984
985 txq->entries[txq->q.read_ptr].skb = NULL;
986
987 iwl_pcie_txq_inval_byte_cnt_tbl(trans, txq);
988
989 iwl_pcie_txq_free_tfd(trans, txq);
990 }
991
992 iwl_pcie_txq_progress(trans_pcie, txq);
993
994 if (iwl_queue_space(&txq->q) > txq->q.low_mark)
995 iwl_wake_queue(trans, txq);
996 out:
997 spin_unlock_bh(&txq->lock);
998 }
999
1000 /*
1001 * iwl_pcie_cmdq_reclaim - Reclaim TX command queue entries already Tx'd
1002 *
1003 * When FW advances 'R' index, all entries between old and new 'R' index
1004 * need to be reclaimed. As result, some free space forms. If there is
1005 * enough free space (> low mark), wake the stack that feeds us.
1006 */
1007 static void iwl_pcie_cmdq_reclaim(struct iwl_trans *trans, int txq_id, int idx)
1008 {
1009 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1010 struct iwl_txq *txq = &trans_pcie->txq[txq_id];
1011 struct iwl_queue *q = &txq->q;
1012 unsigned long flags;
1013 int nfreed = 0;
1014
1015 lockdep_assert_held(&txq->lock);
1016
1017 if ((idx >= q->n_bd) || (!iwl_queue_used(q, idx))) {
1018 IWL_ERR(trans,
1019 "%s: Read index for DMA queue txq id (%d), index %d is out of range [0-%d] %d %d.\n",
1020 __func__, txq_id, idx, q->n_bd,
1021 q->write_ptr, q->read_ptr);
1022 return;
1023 }
1024
1025 for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx;
1026 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
1027
1028 if (nfreed++ > 0) {
1029 IWL_ERR(trans, "HCMD skipped: index (%d) %d %d\n",
1030 idx, q->write_ptr, q->read_ptr);
1031 iwl_trans_fw_error(trans);
1032 }
1033 }
1034
1035 if (q->read_ptr == q->write_ptr) {
1036 spin_lock_irqsave(&trans_pcie->reg_lock, flags);
1037 WARN_ON(!trans_pcie->cmd_in_flight);
1038 trans_pcie->cmd_in_flight = false;
1039 __iwl_trans_pcie_clear_bit(trans,
1040 CSR_GP_CNTRL,
1041 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1042 spin_unlock_irqrestore(&trans_pcie->reg_lock, flags);
1043 }
1044
1045 iwl_pcie_txq_progress(trans_pcie, txq);
1046 }
1047
1048 static int iwl_pcie_txq_set_ratid_map(struct iwl_trans *trans, u16 ra_tid,
1049 u16 txq_id)
1050 {
1051 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1052 u32 tbl_dw_addr;
1053 u32 tbl_dw;
1054 u16 scd_q2ratid;
1055
1056 scd_q2ratid = ra_tid & SCD_QUEUE_RA_TID_MAP_RATID_MSK;
1057
1058 tbl_dw_addr = trans_pcie->scd_base_addr +
1059 SCD_TRANS_TBL_OFFSET_QUEUE(txq_id);
1060
1061 tbl_dw = iwl_trans_read_mem32(trans, tbl_dw_addr);
1062
1063 if (txq_id & 0x1)
1064 tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF);
1065 else
1066 tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000);
1067
1068 iwl_trans_write_mem32(trans, tbl_dw_addr, tbl_dw);
1069
1070 return 0;
1071 }
1072
1073 static inline void iwl_pcie_txq_set_inactive(struct iwl_trans *trans,
1074 u16 txq_id)
1075 {
1076 /* Simply stop the queue, but don't change any configuration;
1077 * the SCD_ACT_EN bit is the write-enable mask for the ACTIVE bit. */
1078 iwl_write_prph(trans,
1079 SCD_QUEUE_STATUS_BITS(txq_id),
1080 (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)|
1081 (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN));
1082 }
1083
1084 /* Receiver address (actually, Rx station's index into station table),
1085 * combined with Traffic ID (QOS priority), in format used by Tx Scheduler */
1086 #define BUILD_RAxTID(sta_id, tid) (((sta_id) << 4) + (tid))
1087
1088 void iwl_trans_pcie_txq_enable(struct iwl_trans *trans, int txq_id, int fifo,
1089 int sta_id, int tid, int frame_limit, u16 ssn)
1090 {
1091 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1092
1093 if (test_and_set_bit(txq_id, trans_pcie->queue_used))
1094 WARN_ONCE(1, "queue %d already used - expect issues", txq_id);
1095
1096 /* Stop this Tx queue before configuring it */
1097 iwl_pcie_txq_set_inactive(trans, txq_id);
1098
1099 /* Set this queue as a chain-building queue unless it is CMD queue */
1100 if (txq_id != trans_pcie->cmd_queue)
1101 iwl_set_bits_prph(trans, SCD_QUEUECHAIN_SEL, BIT(txq_id));
1102
1103 /* If this queue is mapped to a certain station: it is an AGG queue */
1104 if (sta_id >= 0) {
1105 u16 ra_tid = BUILD_RAxTID(sta_id, tid);
1106
1107 /* Map receiver-address / traffic-ID to this queue */
1108 iwl_pcie_txq_set_ratid_map(trans, ra_tid, txq_id);
1109
1110 /* enable aggregations for the queue */
1111 iwl_set_bits_prph(trans, SCD_AGGR_SEL, BIT(txq_id));
1112 trans_pcie->txq[txq_id].ampdu = true;
1113 } else {
1114 /*
1115 * disable aggregations for the queue, this will also make the
1116 * ra_tid mapping configuration irrelevant since it is now a
1117 * non-AGG queue.
1118 */
1119 iwl_clear_bits_prph(trans, SCD_AGGR_SEL, BIT(txq_id));
1120
1121 ssn = trans_pcie->txq[txq_id].q.read_ptr;
1122 }
1123
1124 /* Place first TFD at index corresponding to start sequence number.
1125 * Assumes that ssn_idx is valid (!= 0xFFF) */
1126 trans_pcie->txq[txq_id].q.read_ptr = (ssn & 0xff);
1127 trans_pcie->txq[txq_id].q.write_ptr = (ssn & 0xff);
1128
1129 iwl_write_direct32(trans, HBUS_TARG_WRPTR,
1130 (ssn & 0xff) | (txq_id << 8));
1131 iwl_write_prph(trans, SCD_QUEUE_RDPTR(txq_id), ssn);
1132
1133 /* Set up Tx window size and frame limit for this queue */
1134 iwl_trans_write_mem32(trans, trans_pcie->scd_base_addr +
1135 SCD_CONTEXT_QUEUE_OFFSET(txq_id), 0);
1136 iwl_trans_write_mem32(trans, trans_pcie->scd_base_addr +
1137 SCD_CONTEXT_QUEUE_OFFSET(txq_id) + sizeof(u32),
1138 ((frame_limit << SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) &
1139 SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) |
1140 ((frame_limit << SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) &
1141 SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK));
1142
1143 /* Set up Status area in SRAM, map to Tx DMA/FIFO, activate the queue */
1144 iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id),
1145 (1 << SCD_QUEUE_STTS_REG_POS_ACTIVE) |
1146 (fifo << SCD_QUEUE_STTS_REG_POS_TXF) |
1147 (1 << SCD_QUEUE_STTS_REG_POS_WSL) |
1148 SCD_QUEUE_STTS_REG_MSK);
1149 trans_pcie->txq[txq_id].active = true;
1150 IWL_DEBUG_TX_QUEUES(trans, "Activate queue %d on FIFO %d WrPtr: %d\n",
1151 txq_id, fifo, ssn & 0xff);
1152 }
1153
1154 void iwl_trans_pcie_txq_disable(struct iwl_trans *trans, int txq_id)
1155 {
1156 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1157 u32 stts_addr = trans_pcie->scd_base_addr +
1158 SCD_TX_STTS_QUEUE_OFFSET(txq_id);
1159 static const u32 zero_val[4] = {};
1160
1161 /*
1162 * Upon HW Rfkill - we stop the device, and then stop the queues
1163 * in the op_mode. Just for the sake of the simplicity of the op_mode,
1164 * allow the op_mode to call txq_disable after it already called
1165 * stop_device.
1166 */
1167 if (!test_and_clear_bit(txq_id, trans_pcie->queue_used)) {
1168 WARN_ONCE(test_bit(STATUS_DEVICE_ENABLED, &trans->status),
1169 "queue %d not used", txq_id);
1170 return;
1171 }
1172
1173 iwl_pcie_txq_set_inactive(trans, txq_id);
1174
1175 iwl_trans_write_mem(trans, stts_addr, (void *)zero_val,
1176 ARRAY_SIZE(zero_val));
1177
1178 iwl_pcie_txq_unmap(trans, txq_id);
1179 trans_pcie->txq[txq_id].ampdu = false;
1180
1181 IWL_DEBUG_TX_QUEUES(trans, "Deactivate queue %d\n", txq_id);
1182 }
1183
1184 /*************** HOST COMMAND QUEUE FUNCTIONS *****/
1185
1186 /*
1187 * iwl_pcie_enqueue_hcmd - enqueue a uCode command
1188 * @priv: device private data point
1189 * @cmd: a pointer to the ucode command structure
1190 *
1191 * The function returns < 0 values to indicate the operation
1192 * failed. On success, it returns the index (>= 0) of command in the
1193 * command queue.
1194 */
1195 static int iwl_pcie_enqueue_hcmd(struct iwl_trans *trans,
1196 struct iwl_host_cmd *cmd)
1197 {
1198 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1199 struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue];
1200 struct iwl_queue *q = &txq->q;
1201 struct iwl_device_cmd *out_cmd;
1202 struct iwl_cmd_meta *out_meta;
1203 unsigned long flags;
1204 void *dup_buf = NULL;
1205 dma_addr_t phys_addr;
1206 int idx;
1207 u16 copy_size, cmd_size, scratch_size;
1208 bool had_nocopy = false;
1209 int i, ret;
1210 u32 cmd_pos;
1211 const u8 *cmddata[IWL_MAX_CMD_TBS_PER_TFD];
1212 u16 cmdlen[IWL_MAX_CMD_TBS_PER_TFD];
1213
1214 copy_size = sizeof(out_cmd->hdr);
1215 cmd_size = sizeof(out_cmd->hdr);
1216
1217 /* need one for the header if the first is NOCOPY */
1218 BUILD_BUG_ON(IWL_MAX_CMD_TBS_PER_TFD > IWL_NUM_OF_TBS - 1);
1219
1220 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) {
1221 cmddata[i] = cmd->data[i];
1222 cmdlen[i] = cmd->len[i];
1223
1224 if (!cmd->len[i])
1225 continue;
1226
1227 /* need at least IWL_HCMD_SCRATCHBUF_SIZE copied */
1228 if (copy_size < IWL_HCMD_SCRATCHBUF_SIZE) {
1229 int copy = IWL_HCMD_SCRATCHBUF_SIZE - copy_size;
1230
1231 if (copy > cmdlen[i])
1232 copy = cmdlen[i];
1233 cmdlen[i] -= copy;
1234 cmddata[i] += copy;
1235 copy_size += copy;
1236 }
1237
1238 if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) {
1239 had_nocopy = true;
1240 if (WARN_ON(cmd->dataflags[i] & IWL_HCMD_DFL_DUP)) {
1241 idx = -EINVAL;
1242 goto free_dup_buf;
1243 }
1244 } else if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP) {
1245 /*
1246 * This is also a chunk that isn't copied
1247 * to the static buffer so set had_nocopy.
1248 */
1249 had_nocopy = true;
1250
1251 /* only allowed once */
1252 if (WARN_ON(dup_buf)) {
1253 idx = -EINVAL;
1254 goto free_dup_buf;
1255 }
1256
1257 dup_buf = kmemdup(cmddata[i], cmdlen[i],
1258 GFP_ATOMIC);
1259 if (!dup_buf)
1260 return -ENOMEM;
1261 } else {
1262 /* NOCOPY must not be followed by normal! */
1263 if (WARN_ON(had_nocopy)) {
1264 idx = -EINVAL;
1265 goto free_dup_buf;
1266 }
1267 copy_size += cmdlen[i];
1268 }
1269 cmd_size += cmd->len[i];
1270 }
1271
1272 /*
1273 * If any of the command structures end up being larger than
1274 * the TFD_MAX_PAYLOAD_SIZE and they aren't dynamically
1275 * allocated into separate TFDs, then we will need to
1276 * increase the size of the buffers.
1277 */
1278 if (WARN(copy_size > TFD_MAX_PAYLOAD_SIZE,
1279 "Command %s (%#x) is too large (%d bytes)\n",
1280 get_cmd_string(trans_pcie, cmd->id), cmd->id, copy_size)) {
1281 idx = -EINVAL;
1282 goto free_dup_buf;
1283 }
1284
1285 spin_lock_bh(&txq->lock);
1286
1287 if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) {
1288 spin_unlock_bh(&txq->lock);
1289
1290 IWL_ERR(trans, "No space in command queue\n");
1291 iwl_op_mode_cmd_queue_full(trans->op_mode);
1292 idx = -ENOSPC;
1293 goto free_dup_buf;
1294 }
1295
1296 idx = get_cmd_index(q, q->write_ptr);
1297 out_cmd = txq->entries[idx].cmd;
1298 out_meta = &txq->entries[idx].meta;
1299
1300 memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */
1301 if (cmd->flags & CMD_WANT_SKB)
1302 out_meta->source = cmd;
1303
1304 /* set up the header */
1305
1306 out_cmd->hdr.cmd = cmd->id;
1307 out_cmd->hdr.flags = 0;
1308 out_cmd->hdr.sequence =
1309 cpu_to_le16(QUEUE_TO_SEQ(trans_pcie->cmd_queue) |
1310 INDEX_TO_SEQ(q->write_ptr));
1311
1312 /* and copy the data that needs to be copied */
1313 cmd_pos = offsetof(struct iwl_device_cmd, payload);
1314 copy_size = sizeof(out_cmd->hdr);
1315 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) {
1316 int copy = 0;
1317
1318 if (!cmd->len[i])
1319 continue;
1320
1321 /* need at least IWL_HCMD_SCRATCHBUF_SIZE copied */
1322 if (copy_size < IWL_HCMD_SCRATCHBUF_SIZE) {
1323 copy = IWL_HCMD_SCRATCHBUF_SIZE - copy_size;
1324
1325 if (copy > cmd->len[i])
1326 copy = cmd->len[i];
1327 }
1328
1329 /* copy everything if not nocopy/dup */
1330 if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY |
1331 IWL_HCMD_DFL_DUP)))
1332 copy = cmd->len[i];
1333
1334 if (copy) {
1335 memcpy((u8 *)out_cmd + cmd_pos, cmd->data[i], copy);
1336 cmd_pos += copy;
1337 copy_size += copy;
1338 }
1339 }
1340
1341 IWL_DEBUG_HC(trans,
1342 "Sending command %s (#%x), seq: 0x%04X, %d bytes at %d[%d]:%d\n",
1343 get_cmd_string(trans_pcie, out_cmd->hdr.cmd),
1344 out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
1345 cmd_size, q->write_ptr, idx, trans_pcie->cmd_queue);
1346
1347 /* start the TFD with the scratchbuf */
1348 scratch_size = min_t(int, copy_size, IWL_HCMD_SCRATCHBUF_SIZE);
1349 memcpy(&txq->scratchbufs[q->write_ptr], &out_cmd->hdr, scratch_size);
1350 iwl_pcie_txq_build_tfd(trans, txq,
1351 iwl_pcie_get_scratchbuf_dma(txq, q->write_ptr),
1352 scratch_size, 1);
1353
1354 /* map first command fragment, if any remains */
1355 if (copy_size > scratch_size) {
1356 phys_addr = dma_map_single(trans->dev,
1357 ((u8 *)&out_cmd->hdr) + scratch_size,
1358 copy_size - scratch_size,
1359 DMA_TO_DEVICE);
1360 if (dma_mapping_error(trans->dev, phys_addr)) {
1361 iwl_pcie_tfd_unmap(trans, out_meta,
1362 &txq->tfds[q->write_ptr]);
1363 idx = -ENOMEM;
1364 goto out;
1365 }
1366
1367 iwl_pcie_txq_build_tfd(trans, txq, phys_addr,
1368 copy_size - scratch_size, 0);
1369 }
1370
1371 /* map the remaining (adjusted) nocopy/dup fragments */
1372 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) {
1373 const void *data = cmddata[i];
1374
1375 if (!cmdlen[i])
1376 continue;
1377 if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY |
1378 IWL_HCMD_DFL_DUP)))
1379 continue;
1380 if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP)
1381 data = dup_buf;
1382 phys_addr = dma_map_single(trans->dev, (void *)data,
1383 cmdlen[i], DMA_TO_DEVICE);
1384 if (dma_mapping_error(trans->dev, phys_addr)) {
1385 iwl_pcie_tfd_unmap(trans, out_meta,
1386 &txq->tfds[q->write_ptr]);
1387 idx = -ENOMEM;
1388 goto out;
1389 }
1390
1391 iwl_pcie_txq_build_tfd(trans, txq, phys_addr, cmdlen[i], 0);
1392 }
1393
1394 out_meta->flags = cmd->flags;
1395 if (WARN_ON_ONCE(txq->entries[idx].free_buf))
1396 kfree(txq->entries[idx].free_buf);
1397 txq->entries[idx].free_buf = dup_buf;
1398
1399 txq->need_update = 1;
1400
1401 trace_iwlwifi_dev_hcmd(trans->dev, cmd, cmd_size, &out_cmd->hdr);
1402
1403 /* start timer if queue currently empty */
1404 if (q->read_ptr == q->write_ptr && trans_pcie->wd_timeout)
1405 mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout);
1406
1407 spin_lock_irqsave(&trans_pcie->reg_lock, flags);
1408
1409 /*
1410 * wake up the NIC to make sure that the firmware will see the host
1411 * command - we will let the NIC sleep once all the host commands
1412 * returned.
1413 */
1414 if (!trans_pcie->cmd_in_flight) {
1415 trans_pcie->cmd_in_flight = true;
1416 __iwl_trans_pcie_set_bit(trans, CSR_GP_CNTRL,
1417 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1418 ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
1419 CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN,
1420 (CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY |
1421 CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP),
1422 15000);
1423 if (ret < 0) {
1424 __iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL,
1425 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1426 spin_unlock_irqrestore(&trans_pcie->reg_lock, flags);
1427 trans_pcie->cmd_in_flight = false;
1428 idx = -EIO;
1429 goto out;
1430 }
1431 }
1432
1433 /* Increment and update queue's write index */
1434 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
1435 iwl_pcie_txq_inc_wr_ptr(trans, txq);
1436
1437 spin_unlock_irqrestore(&trans_pcie->reg_lock, flags);
1438
1439 out:
1440 spin_unlock_bh(&txq->lock);
1441 free_dup_buf:
1442 if (idx < 0)
1443 kfree(dup_buf);
1444 return idx;
1445 }
1446
1447 /*
1448 * iwl_pcie_hcmd_complete - Pull unused buffers off the queue and reclaim them
1449 * @rxb: Rx buffer to reclaim
1450 * @handler_status: return value of the handler of the command
1451 * (put in setup_rx_handlers)
1452 *
1453 * If an Rx buffer has an async callback associated with it the callback
1454 * will be executed. The attached skb (if present) will only be freed
1455 * if the callback returns 1
1456 */
1457 void iwl_pcie_hcmd_complete(struct iwl_trans *trans,
1458 struct iwl_rx_cmd_buffer *rxb, int handler_status)
1459 {
1460 struct iwl_rx_packet *pkt = rxb_addr(rxb);
1461 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
1462 int txq_id = SEQ_TO_QUEUE(sequence);
1463 int index = SEQ_TO_INDEX(sequence);
1464 int cmd_index;
1465 struct iwl_device_cmd *cmd;
1466 struct iwl_cmd_meta *meta;
1467 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1468 struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue];
1469
1470 /* If a Tx command is being handled and it isn't in the actual
1471 * command queue then there a command routing bug has been introduced
1472 * in the queue management code. */
1473 if (WARN(txq_id != trans_pcie->cmd_queue,
1474 "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n",
1475 txq_id, trans_pcie->cmd_queue, sequence,
1476 trans_pcie->txq[trans_pcie->cmd_queue].q.read_ptr,
1477 trans_pcie->txq[trans_pcie->cmd_queue].q.write_ptr)) {
1478 iwl_print_hex_error(trans, pkt, 32);
1479 return;
1480 }
1481
1482 spin_lock_bh(&txq->lock);
1483
1484 cmd_index = get_cmd_index(&txq->q, index);
1485 cmd = txq->entries[cmd_index].cmd;
1486 meta = &txq->entries[cmd_index].meta;
1487
1488 iwl_pcie_tfd_unmap(trans, meta, &txq->tfds[index]);
1489
1490 /* Input error checking is done when commands are added to queue. */
1491 if (meta->flags & CMD_WANT_SKB) {
1492 struct page *p = rxb_steal_page(rxb);
1493
1494 meta->source->resp_pkt = pkt;
1495 meta->source->_rx_page_addr = (unsigned long)page_address(p);
1496 meta->source->_rx_page_order = trans_pcie->rx_page_order;
1497 meta->source->handler_status = handler_status;
1498 }
1499
1500 iwl_pcie_cmdq_reclaim(trans, txq_id, index);
1501
1502 if (!(meta->flags & CMD_ASYNC)) {
1503 if (!test_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status)) {
1504 IWL_WARN(trans,
1505 "HCMD_ACTIVE already clear for command %s\n",
1506 get_cmd_string(trans_pcie, cmd->hdr.cmd));
1507 }
1508 clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status);
1509 IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n",
1510 get_cmd_string(trans_pcie, cmd->hdr.cmd));
1511 wake_up(&trans_pcie->wait_command_queue);
1512 }
1513
1514 meta->flags = 0;
1515
1516 spin_unlock_bh(&txq->lock);
1517 }
1518
1519 #define HOST_COMPLETE_TIMEOUT (2 * HZ)
1520
1521 static int iwl_pcie_send_hcmd_async(struct iwl_trans *trans,
1522 struct iwl_host_cmd *cmd)
1523 {
1524 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1525 int ret;
1526
1527 /* An asynchronous command can not expect an SKB to be set. */
1528 if (WARN_ON(cmd->flags & CMD_WANT_SKB))
1529 return -EINVAL;
1530
1531 ret = iwl_pcie_enqueue_hcmd(trans, cmd);
1532 if (ret < 0) {
1533 IWL_ERR(trans,
1534 "Error sending %s: enqueue_hcmd failed: %d\n",
1535 get_cmd_string(trans_pcie, cmd->id), ret);
1536 return ret;
1537 }
1538 return 0;
1539 }
1540
1541 static int iwl_pcie_send_hcmd_sync(struct iwl_trans *trans,
1542 struct iwl_host_cmd *cmd)
1543 {
1544 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1545 int cmd_idx;
1546 int ret;
1547
1548 IWL_DEBUG_INFO(trans, "Attempting to send sync command %s\n",
1549 get_cmd_string(trans_pcie, cmd->id));
1550
1551 if (WARN(test_and_set_bit(STATUS_SYNC_HCMD_ACTIVE,
1552 &trans->status),
1553 "Command %s: a command is already active!\n",
1554 get_cmd_string(trans_pcie, cmd->id)))
1555 return -EIO;
1556
1557 IWL_DEBUG_INFO(trans, "Setting HCMD_ACTIVE for command %s\n",
1558 get_cmd_string(trans_pcie, cmd->id));
1559
1560 cmd_idx = iwl_pcie_enqueue_hcmd(trans, cmd);
1561 if (cmd_idx < 0) {
1562 ret = cmd_idx;
1563 clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status);
1564 IWL_ERR(trans,
1565 "Error sending %s: enqueue_hcmd failed: %d\n",
1566 get_cmd_string(trans_pcie, cmd->id), ret);
1567 return ret;
1568 }
1569
1570 ret = wait_event_timeout(trans_pcie->wait_command_queue,
1571 !test_bit(STATUS_SYNC_HCMD_ACTIVE,
1572 &trans->status),
1573 HOST_COMPLETE_TIMEOUT);
1574 if (!ret) {
1575 struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue];
1576 struct iwl_queue *q = &txq->q;
1577
1578 IWL_ERR(trans, "Error sending %s: time out after %dms.\n",
1579 get_cmd_string(trans_pcie, cmd->id),
1580 jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
1581
1582 IWL_ERR(trans, "Current CMD queue read_ptr %d write_ptr %d\n",
1583 q->read_ptr, q->write_ptr);
1584
1585 clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status);
1586 IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n",
1587 get_cmd_string(trans_pcie, cmd->id));
1588 ret = -ETIMEDOUT;
1589
1590 iwl_trans_fw_error(trans);
1591
1592 goto cancel;
1593 }
1594
1595 if (test_bit(STATUS_FW_ERROR, &trans->status)) {
1596 IWL_ERR(trans, "FW error in SYNC CMD %s\n",
1597 get_cmd_string(trans_pcie, cmd->id));
1598 dump_stack();
1599 ret = -EIO;
1600 goto cancel;
1601 }
1602
1603 if (!(cmd->flags & CMD_SEND_IN_RFKILL) &&
1604 test_bit(STATUS_RFKILL, &trans->status)) {
1605 IWL_DEBUG_RF_KILL(trans, "RFKILL in SYNC CMD... no rsp\n");
1606 ret = -ERFKILL;
1607 goto cancel;
1608 }
1609
1610 if ((cmd->flags & CMD_WANT_SKB) && !cmd->resp_pkt) {
1611 IWL_ERR(trans, "Error: Response NULL in '%s'\n",
1612 get_cmd_string(trans_pcie, cmd->id));
1613 ret = -EIO;
1614 goto cancel;
1615 }
1616
1617 return 0;
1618
1619 cancel:
1620 if (cmd->flags & CMD_WANT_SKB) {
1621 /*
1622 * Cancel the CMD_WANT_SKB flag for the cmd in the
1623 * TX cmd queue. Otherwise in case the cmd comes
1624 * in later, it will possibly set an invalid
1625 * address (cmd->meta.source).
1626 */
1627 trans_pcie->txq[trans_pcie->cmd_queue].
1628 entries[cmd_idx].meta.flags &= ~CMD_WANT_SKB;
1629 }
1630
1631 if (cmd->resp_pkt) {
1632 iwl_free_resp(cmd);
1633 cmd->resp_pkt = NULL;
1634 }
1635
1636 return ret;
1637 }
1638
1639 int iwl_trans_pcie_send_hcmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd)
1640 {
1641 if (!(cmd->flags & CMD_SEND_IN_RFKILL) &&
1642 test_bit(STATUS_RFKILL, &trans->status)) {
1643 IWL_DEBUG_RF_KILL(trans, "Dropping CMD 0x%x: RF KILL\n",
1644 cmd->id);
1645 return -ERFKILL;
1646 }
1647
1648 if (cmd->flags & CMD_ASYNC)
1649 return iwl_pcie_send_hcmd_async(trans, cmd);
1650
1651 /* We still can fail on RFKILL that can be asserted while we wait */
1652 return iwl_pcie_send_hcmd_sync(trans, cmd);
1653 }
1654
1655 int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb,
1656 struct iwl_device_cmd *dev_cmd, int txq_id)
1657 {
1658 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1659 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
1660 struct iwl_tx_cmd *tx_cmd = (struct iwl_tx_cmd *)dev_cmd->payload;
1661 struct iwl_cmd_meta *out_meta;
1662 struct iwl_txq *txq;
1663 struct iwl_queue *q;
1664 dma_addr_t tb0_phys, tb1_phys, scratch_phys;
1665 void *tb1_addr;
1666 u16 len, tb1_len, tb2_len;
1667 u8 wait_write_ptr = 0;
1668 __le16 fc = hdr->frame_control;
1669 u8 hdr_len = ieee80211_hdrlen(fc);
1670 u16 wifi_seq;
1671
1672 txq = &trans_pcie->txq[txq_id];
1673 q = &txq->q;
1674
1675 if (WARN_ONCE(!test_bit(txq_id, trans_pcie->queue_used),
1676 "TX on unused queue %d\n", txq_id))
1677 return -EINVAL;
1678
1679 spin_lock(&txq->lock);
1680
1681 /* In AGG mode, the index in the ring must correspond to the WiFi
1682 * sequence number. This is a HW requirements to help the SCD to parse
1683 * the BA.
1684 * Check here that the packets are in the right place on the ring.
1685 */
1686 wifi_seq = IEEE80211_SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl));
1687 WARN_ONCE(txq->ampdu &&
1688 (wifi_seq & 0xff) != q->write_ptr,
1689 "Q: %d WiFi Seq %d tfdNum %d",
1690 txq_id, wifi_seq, q->write_ptr);
1691
1692 /* Set up driver data for this TFD */
1693 txq->entries[q->write_ptr].skb = skb;
1694 txq->entries[q->write_ptr].cmd = dev_cmd;
1695
1696 dev_cmd->hdr.sequence =
1697 cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
1698 INDEX_TO_SEQ(q->write_ptr)));
1699
1700 tb0_phys = iwl_pcie_get_scratchbuf_dma(txq, q->write_ptr);
1701 scratch_phys = tb0_phys + sizeof(struct iwl_cmd_header) +
1702 offsetof(struct iwl_tx_cmd, scratch);
1703
1704 tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys);
1705 tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys);
1706
1707 /* Set up first empty entry in queue's array of Tx/cmd buffers */
1708 out_meta = &txq->entries[q->write_ptr].meta;
1709
1710 /*
1711 * The second TB (tb1) points to the remainder of the TX command
1712 * and the 802.11 header - dword aligned size
1713 * (This calculation modifies the TX command, so do it before the
1714 * setup of the first TB)
1715 */
1716 len = sizeof(struct iwl_tx_cmd) + sizeof(struct iwl_cmd_header) +
1717 hdr_len - IWL_HCMD_SCRATCHBUF_SIZE;
1718 tb1_len = ALIGN(len, 4);
1719
1720 /* Tell NIC about any 2-byte padding after MAC header */
1721 if (tb1_len != len)
1722 tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
1723
1724 /* The first TB points to the scratchbuf data - min_copy bytes */
1725 memcpy(&txq->scratchbufs[q->write_ptr], &dev_cmd->hdr,
1726 IWL_HCMD_SCRATCHBUF_SIZE);
1727 iwl_pcie_txq_build_tfd(trans, txq, tb0_phys,
1728 IWL_HCMD_SCRATCHBUF_SIZE, 1);
1729
1730 /* there must be data left over for TB1 or this code must be changed */
1731 BUILD_BUG_ON(sizeof(struct iwl_tx_cmd) < IWL_HCMD_SCRATCHBUF_SIZE);
1732
1733 /* map the data for TB1 */
1734 tb1_addr = ((u8 *)&dev_cmd->hdr) + IWL_HCMD_SCRATCHBUF_SIZE;
1735 tb1_phys = dma_map_single(trans->dev, tb1_addr, tb1_len, DMA_TO_DEVICE);
1736 if (unlikely(dma_mapping_error(trans->dev, tb1_phys)))
1737 goto out_err;
1738 iwl_pcie_txq_build_tfd(trans, txq, tb1_phys, tb1_len, 0);
1739
1740 /*
1741 * Set up TFD's third entry to point directly to remainder
1742 * of skb, if any (802.11 null frames have no payload).
1743 */
1744 tb2_len = skb->len - hdr_len;
1745 if (tb2_len > 0) {
1746 dma_addr_t tb2_phys = dma_map_single(trans->dev,
1747 skb->data + hdr_len,
1748 tb2_len, DMA_TO_DEVICE);
1749 if (unlikely(dma_mapping_error(trans->dev, tb2_phys))) {
1750 iwl_pcie_tfd_unmap(trans, out_meta,
1751 &txq->tfds[q->write_ptr]);
1752 goto out_err;
1753 }
1754 iwl_pcie_txq_build_tfd(trans, txq, tb2_phys, tb2_len, 0);
1755 }
1756
1757 /* Set up entry for this TFD in Tx byte-count array */
1758 iwl_pcie_txq_update_byte_cnt_tbl(trans, txq, le16_to_cpu(tx_cmd->len));
1759
1760 trace_iwlwifi_dev_tx(trans->dev, skb,
1761 &txq->tfds[txq->q.write_ptr],
1762 sizeof(struct iwl_tfd),
1763 &dev_cmd->hdr, IWL_HCMD_SCRATCHBUF_SIZE + tb1_len,
1764 skb->data + hdr_len, tb2_len);
1765 trace_iwlwifi_dev_tx_data(trans->dev, skb,
1766 skb->data + hdr_len, tb2_len);
1767
1768 if (!ieee80211_has_morefrags(fc)) {
1769 txq->need_update = 1;
1770 } else {
1771 wait_write_ptr = 1;
1772 txq->need_update = 0;
1773 }
1774
1775 /* start timer if queue currently empty */
1776 if (txq->need_update && q->read_ptr == q->write_ptr &&
1777 trans_pcie->wd_timeout)
1778 mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout);
1779
1780 /* Tell device the write index *just past* this latest filled TFD */
1781 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
1782 iwl_pcie_txq_inc_wr_ptr(trans, txq);
1783
1784 /*
1785 * At this point the frame is "transmitted" successfully
1786 * and we will get a TX status notification eventually,
1787 * regardless of the value of ret. "ret" only indicates
1788 * whether or not we should update the write pointer.
1789 */
1790 if (iwl_queue_space(q) < q->high_mark) {
1791 if (wait_write_ptr) {
1792 txq->need_update = 1;
1793 iwl_pcie_txq_inc_wr_ptr(trans, txq);
1794 } else {
1795 iwl_stop_queue(trans, txq);
1796 }
1797 }
1798 spin_unlock(&txq->lock);
1799 return 0;
1800 out_err:
1801 spin_unlock(&txq->lock);
1802 return -1;
1803 }
Linux with added FPC-III support