?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/jmorris...
[linux/fpc-iii.git] / arch / arm / mach-omap2 / id.c
blob9428c5f9d4f2faa47e91a2caa193ecf39bba39fb
1 /*
2 * linux/arch/arm/mach-omap2/id.c
3 *
4 * OMAP2 CPU identification code
5 *
6 * Copyright (C) 2005 Nokia Corporation
7 * Written by Tony Lindgren <tony@atomide.com>
8 *
9 * Copyright (C) 2009-11 Texas Instruments
10 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License version 2 as
14 * published by the Free Software Foundation.
15 */
16
17 #include <linux/module.h>
18 #include <linux/kernel.h>
19 #include <linux/init.h>
20 #include <linux/io.h>
21 #include <linux/random.h>
22 #include <linux/slab.h>
23
24 #ifdef CONFIG_SOC_BUS
25 #include <linux/sys_soc.h>
26 #endif
27
28 #include <asm/cputype.h>
29
30 #include "common.h"
31
32 #include "id.h"
33
34 #include "soc.h"
35 #include "control.h"
36
37 #define OMAP4_SILICON_TYPE_STANDARD 0x01
38 #define OMAP4_SILICON_TYPE_PERFORMANCE 0x02
39
40 #define OMAP_SOC_MAX_NAME_LENGTH 16
41
42 static unsigned int omap_revision;
43 static char soc_name[OMAP_SOC_MAX_NAME_LENGTH];
44 static char soc_rev[OMAP_SOC_MAX_NAME_LENGTH];
45 u32 omap_features;
46
47 unsigned int omap_rev(void)
48 {
49 return omap_revision;
50 }
51 EXPORT_SYMBOL(omap_rev);
52
53 int omap_type(void)
54 {
55 u32 val = 0;
56
57 if (cpu_is_omap24xx()) {
58 val = omap_ctrl_readl(OMAP24XX_CONTROL_STATUS);
59 } else if (soc_is_am33xx() || soc_is_am43xx()) {
60 val = omap_ctrl_readl(AM33XX_CONTROL_STATUS);
61 } else if (cpu_is_omap34xx()) {
62 val = omap_ctrl_readl(OMAP343X_CONTROL_STATUS);
63 } else if (cpu_is_omap44xx()) {
64 val = omap_ctrl_readl(OMAP4_CTRL_MODULE_CORE_STATUS);
65 } else if (soc_is_omap54xx() || soc_is_dra7xx()) {
66 val = omap_ctrl_readl(OMAP5XXX_CONTROL_STATUS);
67 val &= OMAP5_DEVICETYPE_MASK;
68 val >>= 6;
69 goto out;
70 } else {
71 pr_err("Cannot detect omap type!\n");
72 goto out;
73 }
74
75 val &= OMAP2_DEVICETYPE_MASK;
76 val >>= 8;
77
78 out:
79 return val;
80 }
81 EXPORT_SYMBOL(omap_type);
82
83
84 /*----------------------------------------------------------------------------*/
85
86 #define OMAP_TAP_IDCODE 0x0204
87 #define OMAP_TAP_DIE_ID_0 0x0218
88 #define OMAP_TAP_DIE_ID_1 0x021C
89 #define OMAP_TAP_DIE_ID_2 0x0220
90 #define OMAP_TAP_DIE_ID_3 0x0224
91
92 #define OMAP_TAP_DIE_ID_44XX_0 0x0200
93 #define OMAP_TAP_DIE_ID_44XX_1 0x0208
94 #define OMAP_TAP_DIE_ID_44XX_2 0x020c
95 #define OMAP_TAP_DIE_ID_44XX_3 0x0210
96
97 #define read_tap_reg(reg) __raw_readl(tap_base + (reg))
98
99 struct omap_id {
100 u16 hawkeye; /* Silicon type (Hawkeye id) */
101 u8 dev; /* Device type from production_id reg */
102 u32 type; /* Combined type id copied to omap_revision */
103 };
104
105 /* Register values to detect the OMAP version */
106 static struct omap_id omap_ids[] __initdata = {
107 { .hawkeye = 0xb5d9, .dev = 0x0, .type = 0x24200024 },
108 { .hawkeye = 0xb5d9, .dev = 0x1, .type = 0x24201024 },
109 { .hawkeye = 0xb5d9, .dev = 0x2, .type = 0x24202024 },
110 { .hawkeye = 0xb5d9, .dev = 0x4, .type = 0x24220024 },
111 { .hawkeye = 0xb5d9, .dev = 0x8, .type = 0x24230024 },
112 { .hawkeye = 0xb68a, .dev = 0x0, .type = 0x24300024 },
113 };
114
115 static void __iomem *tap_base;
116 static u16 tap_prod_id;
117
118 void omap_get_die_id(struct omap_die_id *odi)
119 {
120 if (cpu_is_omap44xx() || soc_is_omap54xx() || soc_is_dra7xx()) {
121 odi->id_0 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_0);
122 odi->id_1 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_1);
123 odi->id_2 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_2);
124 odi->id_3 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_3);
125
126 return;
127 }
128 odi->id_0 = read_tap_reg(OMAP_TAP_DIE_ID_0);
129 odi->id_1 = read_tap_reg(OMAP_TAP_DIE_ID_1);
130 odi->id_2 = read_tap_reg(OMAP_TAP_DIE_ID_2);
131 odi->id_3 = read_tap_reg(OMAP_TAP_DIE_ID_3);
132 }
133
134 static int __init omap_feed_randpool(void)
135 {
136 struct omap_die_id odi;
137
138 /* Throw the die ID into the entropy pool at boot */
139 omap_get_die_id(&odi);
140 add_device_randomness(&odi, sizeof(odi));
141 return 0;
142 }
143 omap_device_initcall(omap_feed_randpool);
144
145 void __init omap2xxx_check_revision(void)
146 {
147 int i, j;
148 u32 idcode, prod_id;
149 u16 hawkeye;
150 u8 dev_type, rev;
151 struct omap_die_id odi;
152
153 idcode = read_tap_reg(OMAP_TAP_IDCODE);
154 prod_id = read_tap_reg(tap_prod_id);
155 hawkeye = (idcode >> 12) & 0xffff;
156 rev = (idcode >> 28) & 0x0f;
157 dev_type = (prod_id >> 16) & 0x0f;
158 omap_get_die_id(&odi);
159
160 pr_debug("OMAP_TAP_IDCODE 0x%08x REV %i HAWKEYE 0x%04x MANF %03x\n",
161 idcode, rev, hawkeye, (idcode >> 1) & 0x7ff);
162 pr_debug("OMAP_TAP_DIE_ID_0: 0x%08x\n", odi.id_0);
163 pr_debug("OMAP_TAP_DIE_ID_1: 0x%08x DEV_REV: %i\n",
164 odi.id_1, (odi.id_1 >> 28) & 0xf);
165 pr_debug("OMAP_TAP_DIE_ID_2: 0x%08x\n", odi.id_2);
166 pr_debug("OMAP_TAP_DIE_ID_3: 0x%08x\n", odi.id_3);
167 pr_debug("OMAP_TAP_PROD_ID_0: 0x%08x DEV_TYPE: %i\n",
168 prod_id, dev_type);
169
170 /* Check hawkeye ids */
171 for (i = 0; i < ARRAY_SIZE(omap_ids); i++) {
172 if (hawkeye == omap_ids[i].hawkeye)
173 break;
174 }
175
176 if (i == ARRAY_SIZE(omap_ids)) {
177 printk(KERN_ERR "Unknown OMAP CPU id\n");
178 return;
179 }
180
181 for (j = i; j < ARRAY_SIZE(omap_ids); j++) {
182 if (dev_type == omap_ids[j].dev)
183 break;
184 }
185
186 if (j == ARRAY_SIZE(omap_ids)) {
187 pr_err("Unknown OMAP device type. Handling it as OMAP%04x\n",
188 omap_ids[i].type >> 16);
189 j = i;
190 }
191
192 sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
193 sprintf(soc_rev, "ES%x", (omap_rev() >> 12) & 0xf);
194
195 pr_info("%s", soc_name);
196 if ((omap_rev() >> 8) & 0x0f)
197 pr_info("%s", soc_rev);
198 pr_info("\n");
199 }
200
201 #define OMAP3_SHOW_FEATURE(feat) \
202 if (omap3_has_ ##feat()) \
203 printk(#feat" ");
204
205 static void __init omap3_cpuinfo(void)
206 {
207 const char *cpu_name;
208
209 /*
210 * OMAP3430 and OMAP3530 are assumed to be same.
211 *
212 * OMAP3525, OMAP3515 and OMAP3503 can be detected only based
213 * on available features. Upon detection, update the CPU id
214 * and CPU class bits.
215 */
216 if (cpu_is_omap3630()) {
217 cpu_name = "OMAP3630";
218 } else if (soc_is_am35xx()) {
219 cpu_name = (omap3_has_sgx()) ? "AM3517" : "AM3505";
220 } else if (cpu_is_ti816x()) {
221 cpu_name = "TI816X";
222 } else if (soc_is_am335x()) {
223 cpu_name = "AM335X";
224 } else if (soc_is_am437x()) {
225 cpu_name = "AM437x";
226 } else if (cpu_is_ti814x()) {
227 cpu_name = "TI814X";
228 } else if (omap3_has_iva() && omap3_has_sgx()) {
229 /* OMAP3430, OMAP3525, OMAP3515, OMAP3503 devices */
230 cpu_name = "OMAP3430/3530";
231 } else if (omap3_has_iva()) {
232 cpu_name = "OMAP3525";
233 } else if (omap3_has_sgx()) {
234 cpu_name = "OMAP3515";
235 } else {
236 cpu_name = "OMAP3503";
237 }
238
239 sprintf(soc_name, "%s", cpu_name);
240
241 /* Print verbose information */
242 pr_info("%s %s (", soc_name, soc_rev);
243
244 OMAP3_SHOW_FEATURE(l2cache);
245 OMAP3_SHOW_FEATURE(iva);
246 OMAP3_SHOW_FEATURE(sgx);
247 OMAP3_SHOW_FEATURE(neon);
248 OMAP3_SHOW_FEATURE(isp);
249 OMAP3_SHOW_FEATURE(192mhz_clk);
250
251 printk(")\n");
252 }
253
254 #define OMAP3_CHECK_FEATURE(status,feat) \
255 if (((status & OMAP3_ ##feat## _MASK) \
256 >> OMAP3_ ##feat## _SHIFT) != FEAT_ ##feat## _NONE) { \
257 omap_features |= OMAP3_HAS_ ##feat; \
258 }
259
260 void __init omap3xxx_check_features(void)
261 {
262 u32 status;
263
264 omap_features = 0;
265
266 status = omap_ctrl_readl(OMAP3_CONTROL_OMAP_STATUS);
267
268 OMAP3_CHECK_FEATURE(status, L2CACHE);
269 OMAP3_CHECK_FEATURE(status, IVA);
270 OMAP3_CHECK_FEATURE(status, SGX);
271 OMAP3_CHECK_FEATURE(status, NEON);
272 OMAP3_CHECK_FEATURE(status, ISP);
273 if (cpu_is_omap3630())
274 omap_features |= OMAP3_HAS_192MHZ_CLK;
275 if (cpu_is_omap3430() || cpu_is_omap3630())
276 omap_features |= OMAP3_HAS_IO_WAKEUP;
277 if (cpu_is_omap3630() || omap_rev() == OMAP3430_REV_ES3_1 ||
278 omap_rev() == OMAP3430_REV_ES3_1_2)
279 omap_features |= OMAP3_HAS_IO_CHAIN_CTRL;
280
281 omap_features |= OMAP3_HAS_SDRC;
282
283 /*
284 * am35x fixups:
285 * - The am35x Chip ID register has bits 12, 7:5, and 3:2 marked as
286 * reserved and therefore return 0 when read. Unfortunately,
287 * OMAP3_CHECK_FEATURE() will interpret some of those zeroes to
288 * mean that a feature is present even though it isn't so clear
289 * the incorrectly set feature bits.
290 */
291 if (soc_is_am35xx())
292 omap_features &= ~(OMAP3_HAS_IVA | OMAP3_HAS_ISP);
293
294 /*
295 * TODO: Get additional info (where applicable)
296 * e.g. Size of L2 cache.
297 */
298
299 omap3_cpuinfo();
300 }
301
302 void __init omap4xxx_check_features(void)
303 {
304 u32 si_type;
305
306 si_type =
307 (read_tap_reg(OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1) >> 16) & 0x03;
308
309 if (si_type == OMAP4_SILICON_TYPE_PERFORMANCE)
310 omap_features = OMAP4_HAS_PERF_SILICON;
311 }
312
313 void __init ti81xx_check_features(void)
314 {
315 omap_features = OMAP3_HAS_NEON;
316 omap3_cpuinfo();
317 }
318
319 void __init am33xx_check_features(void)
320 {
321 u32 status;
322
323 omap_features = OMAP3_HAS_NEON;
324
325 status = omap_ctrl_readl(AM33XX_DEV_FEATURE);
326 if (status & AM33XX_SGX_MASK)
327 omap_features |= OMAP3_HAS_SGX;
328
329 omap3_cpuinfo();
330 }
331
332 void __init omap3xxx_check_revision(void)
333 {
334 const char *cpu_rev;
335 u32 cpuid, idcode;
336 u16 hawkeye;
337 u8 rev;
338
339 /*
340 * We cannot access revision registers on ES1.0.
341 * If the processor type is Cortex-A8 and the revision is 0x0
342 * it means its Cortex r0p0 which is 3430 ES1.0.
343 */
344 cpuid = read_cpuid_id();
345 if ((((cpuid >> 4) & 0xfff) == 0xc08) && ((cpuid & 0xf) == 0x0)) {
346 omap_revision = OMAP3430_REV_ES1_0;
347 cpu_rev = "1.0";
348 return;
349 }
350
351 /*
352 * Detection for 34xx ES2.0 and above can be done with just
353 * hawkeye and rev. See TRM 1.5.2 Device Identification.
354 * Note that rev does not map directly to our defined processor
355 * revision numbers as ES1.0 uses value 0.
356 */
357 idcode = read_tap_reg(OMAP_TAP_IDCODE);
358 hawkeye = (idcode >> 12) & 0xffff;
359 rev = (idcode >> 28) & 0xff;
360
361 switch (hawkeye) {
362 case 0xb7ae:
363 /* Handle 34xx/35xx devices */
364 switch (rev) {
365 case 0: /* Take care of early samples */
366 case 1:
367 omap_revision = OMAP3430_REV_ES2_0;
368 cpu_rev = "2.0";
369 break;
370 case 2:
371 omap_revision = OMAP3430_REV_ES2_1;
372 cpu_rev = "2.1";
373 break;
374 case 3:
375 omap_revision = OMAP3430_REV_ES3_0;
376 cpu_rev = "3.0";
377 break;
378 case 4:
379 omap_revision = OMAP3430_REV_ES3_1;
380 cpu_rev = "3.1";
381 break;
382 case 7:
383 /* FALLTHROUGH */
384 default:
385 /* Use the latest known revision as default */
386 omap_revision = OMAP3430_REV_ES3_1_2;
387 cpu_rev = "3.1.2";
388 }
389 break;
390 case 0xb868:
391 /*
392 * Handle OMAP/AM 3505/3517 devices
393 *
394 * Set the device to be OMAP3517 here. Actual device
395 * is identified later based on the features.
396 */
397 switch (rev) {
398 case 0:
399 omap_revision = AM35XX_REV_ES1_0;
400 cpu_rev = "1.0";
401 break;
402 case 1:
403 /* FALLTHROUGH */
404 default:
405 omap_revision = AM35XX_REV_ES1_1;
406 cpu_rev = "1.1";
407 }
408 break;
409 case 0xb891:
410 /* Handle 36xx devices */
411
412 switch(rev) {
413 case 0: /* Take care of early samples */
414 omap_revision = OMAP3630_REV_ES1_0;
415 cpu_rev = "1.0";
416 break;
417 case 1:
418 omap_revision = OMAP3630_REV_ES1_1;
419 cpu_rev = "1.1";
420 break;
421 case 2:
422 /* FALLTHROUGH */
423 default:
424 omap_revision = OMAP3630_REV_ES1_2;
425 cpu_rev = "1.2";
426 }
427 break;
428 case 0xb81e:
429 switch (rev) {
430 case 0:
431 omap_revision = TI8168_REV_ES1_0;
432 cpu_rev = "1.0";
433 break;
434 case 1:
435 omap_revision = TI8168_REV_ES1_1;
436 cpu_rev = "1.1";
437 break;
438 case 2:
439 omap_revision = TI8168_REV_ES2_0;
440 cpu_rev = "2.0";
441 break;
442 case 3:
443 /* FALLTHROUGH */
444 default:
445 omap_revision = TI8168_REV_ES2_1;
446 cpu_rev = "2.1";
447 }
448 break;
449 case 0xb944:
450 switch (rev) {
451 case 0:
452 omap_revision = AM335X_REV_ES1_0;
453 cpu_rev = "1.0";
454 break;
455 case 1:
456 omap_revision = AM335X_REV_ES2_0;
457 cpu_rev = "2.0";
458 break;
459 case 2:
460 /* FALLTHROUGH */
461 default:
462 omap_revision = AM335X_REV_ES2_1;
463 cpu_rev = "2.1";
464 break;
465 }
466 break;
467 case 0xb98c:
468 omap_revision = AM437X_REV_ES1_0;
469 cpu_rev = "1.0";
470 break;
471 case 0xb8f2:
472 switch (rev) {
473 case 0:
474 /* FALLTHROUGH */
475 case 1:
476 omap_revision = TI8148_REV_ES1_0;
477 cpu_rev = "1.0";
478 break;
479 case 2:
480 omap_revision = TI8148_REV_ES2_0;
481 cpu_rev = "2.0";
482 break;
483 case 3:
484 /* FALLTHROUGH */
485 default:
486 omap_revision = TI8148_REV_ES2_1;
487 cpu_rev = "2.1";
488 break;
489 }
490 break;
491 default:
492 /* Unknown default to latest silicon rev as default */
493 omap_revision = OMAP3630_REV_ES1_2;
494 cpu_rev = "1.2";
495 pr_warn("Warning: unknown chip type; assuming OMAP3630ES1.2\n");
496 }
497 sprintf(soc_rev, "ES%s", cpu_rev);
498 }
499
500 void __init omap4xxx_check_revision(void)
501 {
502 u32 idcode;
503 u16 hawkeye;
504 u8 rev;
505
506 /*
507 * The IC rev detection is done with hawkeye and rev.
508 * Note that rev does not map directly to defined processor
509 * revision numbers as ES1.0 uses value 0.
510 */
511 idcode = read_tap_reg(OMAP_TAP_IDCODE);
512 hawkeye = (idcode >> 12) & 0xffff;
513 rev = (idcode >> 28) & 0xf;
514
515 /*
516 * Few initial 4430 ES2.0 samples IDCODE is same as ES1.0
517 * Use ARM register to detect the correct ES version
518 */
519 if (!rev && (hawkeye != 0xb94e) && (hawkeye != 0xb975)) {
520 idcode = read_cpuid_id();
521 rev = (idcode & 0xf) - 1;
522 }
523
524 switch (hawkeye) {
525 case 0xb852:
526 switch (rev) {
527 case 0:
528 omap_revision = OMAP4430_REV_ES1_0;
529 break;
530 case 1:
531 default:
532 omap_revision = OMAP4430_REV_ES2_0;
533 }
534 break;
535 case 0xb95c:
536 switch (rev) {
537 case 3:
538 omap_revision = OMAP4430_REV_ES2_1;
539 break;
540 case 4:
541 omap_revision = OMAP4430_REV_ES2_2;
542 break;
543 case 6:
544 default:
545 omap_revision = OMAP4430_REV_ES2_3;
546 }
547 break;
548 case 0xb94e:
549 switch (rev) {
550 case 0:
551 omap_revision = OMAP4460_REV_ES1_0;
552 break;
553 case 2:
554 default:
555 omap_revision = OMAP4460_REV_ES1_1;
556 break;
557 }
558 break;
559 case 0xb975:
560 switch (rev) {
561 case 0:
562 default:
563 omap_revision = OMAP4470_REV_ES1_0;
564 break;
565 }
566 break;
567 default:
568 /* Unknown default to latest silicon rev as default */
569 omap_revision = OMAP4430_REV_ES2_3;
570 }
571
572 sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
573 sprintf(soc_rev, "ES%d.%d", (omap_rev() >> 12) & 0xf,
574 (omap_rev() >> 8) & 0xf);
575 pr_info("%s %s\n", soc_name, soc_rev);
576 }
577
578 void __init omap5xxx_check_revision(void)
579 {
580 u32 idcode;
581 u16 hawkeye;
582 u8 rev;
583
584 idcode = read_tap_reg(OMAP_TAP_IDCODE);
585 hawkeye = (idcode >> 12) & 0xffff;
586 rev = (idcode >> 28) & 0xff;
587 switch (hawkeye) {
588 case 0xb942:
589 switch (rev) {
590 case 0:
591 /* No support for ES1.0 Test chip */
592 BUG();
593 case 1:
594 default:
595 omap_revision = OMAP5430_REV_ES2_0;
596 }
597 break;
598
599 case 0xb998:
600 switch (rev) {
601 case 0:
602 /* No support for ES1.0 Test chip */
603 BUG();
604 case 1:
605 default:
606 omap_revision = OMAP5432_REV_ES2_0;
607 }
608 break;
609
610 default:
611 /* Unknown default to latest silicon rev as default*/
612 omap_revision = OMAP5430_REV_ES2_0;
613 }
614
615 sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
616 sprintf(soc_rev, "ES%d.0", (omap_rev() >> 12) & 0xf);
617
618 pr_info("%s %s\n", soc_name, soc_rev);
619 }
620
621 /*
622 * Set up things for map_io and processor detection later on. Gets called
623 * pretty much first thing from board init. For multi-omap, this gets
624 * cpu_is_omapxxxx() working accurately enough for map_io. Then we'll try to
625 * detect the exact revision later on in omap2_detect_revision() once map_io
626 * is done.
627 */
628 void __init omap2_set_globals_tap(u32 class, void __iomem *tap)
629 {
630 omap_revision = class;
631 tap_base = tap;
632
633 /* XXX What is this intended to do? */
634 if (cpu_is_omap34xx())
635 tap_prod_id = 0x0210;
636 else
637 tap_prod_id = 0x0208;
638 }
639
640 #ifdef CONFIG_SOC_BUS
641
642 static const char * const omap_types[] = {
643 [OMAP2_DEVICE_TYPE_TEST] = "TST",
644 [OMAP2_DEVICE_TYPE_EMU] = "EMU",
645 [OMAP2_DEVICE_TYPE_SEC] = "HS",
646 [OMAP2_DEVICE_TYPE_GP] = "GP",
647 [OMAP2_DEVICE_TYPE_BAD] = "BAD",
648 };
649
650 static const char * __init omap_get_family(void)
651 {
652 if (cpu_is_omap24xx())
653 return kasprintf(GFP_KERNEL, "OMAP2");
654 else if (cpu_is_omap34xx())
655 return kasprintf(GFP_KERNEL, "OMAP3");
656 else if (cpu_is_omap44xx())
657 return kasprintf(GFP_KERNEL, "OMAP4");
658 else if (soc_is_omap54xx())
659 return kasprintf(GFP_KERNEL, "OMAP5");
660 else
661 return kasprintf(GFP_KERNEL, "Unknown");
662 }
663
664 static ssize_t omap_get_type(struct device *dev,
665 struct device_attribute *attr,
666 char *buf)
667 {
668 return sprintf(buf, "%s\n", omap_types[omap_type()]);
669 }
670
671 static struct device_attribute omap_soc_attr =
672 __ATTR(type, S_IRUGO, omap_get_type, NULL);
673
674 void __init omap_soc_device_init(void)
675 {
676 struct device *parent;
677 struct soc_device *soc_dev;
678 struct soc_device_attribute *soc_dev_attr;
679
680 soc_dev_attr = kzalloc(sizeof(*soc_dev_attr), GFP_KERNEL);
681 if (!soc_dev_attr)
682 return;
683
684 soc_dev_attr->machine = soc_name;
685 soc_dev_attr->family = omap_get_family();
686 soc_dev_attr->revision = soc_rev;
687
688 soc_dev = soc_device_register(soc_dev_attr);
689 if (IS_ERR(soc_dev)) {
690 kfree(soc_dev_attr);
691 return;
692 }
693
694 parent = soc_device_to_device(soc_dev);
695 device_create_file(parent, &omap_soc_attr);
696 }
697 #endif /* CONFIG_SOC_BUS */
Linux with added FPC-III support