?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
mfd: wm8350-i2c: Make sure the i2c regmap functions are compiled
[linux/fpc-iii.git] / drivers / net / wireless / iwlegacy / 3945.c
blobc076edc2c6e7bc7ac7aaee04aa873ba82866f429
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
22 * Intel Linux Wireless <ilw@linux.intel.com>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
26
27 #include <linux/kernel.h>
28 #include <linux/module.h>
29 #include <linux/init.h>
30 #include <linux/slab.h>
31 #include <linux/pci.h>
32 #include <linux/dma-mapping.h>
33 #include <linux/delay.h>
34 #include <linux/sched.h>
35 #include <linux/skbuff.h>
36 #include <linux/netdevice.h>
37 #include <linux/firmware.h>
38 #include <linux/etherdevice.h>
39 #include <asm/unaligned.h>
40 #include <net/mac80211.h>
41
42 #include "common.h"
43 #include "3945.h"
44
45 /* Send led command */
46 static int
47 il3945_send_led_cmd(struct il_priv *il, struct il_led_cmd *led_cmd)
48 {
49 struct il_host_cmd cmd = {
50 .id = C_LEDS,
51 .len = sizeof(struct il_led_cmd),
52 .data = led_cmd,
53 .flags = CMD_ASYNC,
54 .callback = NULL,
55 };
56
57 return il_send_cmd(il, &cmd);
58 }
59
60 #define IL_DECLARE_RATE_INFO(r, ip, in, rp, rn, pp, np) \
61 [RATE_##r##M_IDX] = { RATE_##r##M_PLCP, \
62 RATE_##r##M_IEEE, \
63 RATE_##ip##M_IDX, \
64 RATE_##in##M_IDX, \
65 RATE_##rp##M_IDX, \
66 RATE_##rn##M_IDX, \
67 RATE_##pp##M_IDX, \
68 RATE_##np##M_IDX, \
69 RATE_##r##M_IDX_TBL, \
70 RATE_##ip##M_IDX_TBL }
71
72 /*
73 * Parameter order:
74 * rate, prev rate, next rate, prev tgg rate, next tgg rate
75 *
76 * If there isn't a valid next or previous rate then INV is used which
77 * maps to RATE_INVALID
78 *
79 */
80 const struct il3945_rate_info il3945_rates[RATE_COUNT_3945] = {
81 IL_DECLARE_RATE_INFO(1, INV, 2, INV, 2, INV, 2), /* 1mbps */
82 IL_DECLARE_RATE_INFO(2, 1, 5, 1, 5, 1, 5), /* 2mbps */
83 IL_DECLARE_RATE_INFO(5, 2, 6, 2, 11, 2, 11), /*5.5mbps */
84 IL_DECLARE_RATE_INFO(11, 9, 12, 5, 12, 5, 18), /* 11mbps */
85 IL_DECLARE_RATE_INFO(6, 5, 9, 5, 11, 5, 11), /* 6mbps */
86 IL_DECLARE_RATE_INFO(9, 6, 11, 5, 11, 5, 11), /* 9mbps */
87 IL_DECLARE_RATE_INFO(12, 11, 18, 11, 18, 11, 18), /* 12mbps */
88 IL_DECLARE_RATE_INFO(18, 12, 24, 12, 24, 11, 24), /* 18mbps */
89 IL_DECLARE_RATE_INFO(24, 18, 36, 18, 36, 18, 36), /* 24mbps */
90 IL_DECLARE_RATE_INFO(36, 24, 48, 24, 48, 24, 48), /* 36mbps */
91 IL_DECLARE_RATE_INFO(48, 36, 54, 36, 54, 36, 54), /* 48mbps */
92 IL_DECLARE_RATE_INFO(54, 48, INV, 48, INV, 48, INV), /* 54mbps */
93 };
94
95 static inline u8
96 il3945_get_prev_ieee_rate(u8 rate_idx)
97 {
98 u8 rate = il3945_rates[rate_idx].prev_ieee;
99
100 if (rate == RATE_INVALID)
101 rate = rate_idx;
102 return rate;
103 }
104
105 /* 1 = enable the il3945_disable_events() function */
106 #define IL_EVT_DISABLE (0)
107 #define IL_EVT_DISABLE_SIZE (1532/32)
108
109 /**
110 * il3945_disable_events - Disable selected events in uCode event log
111 *
112 * Disable an event by writing "1"s into "disable"
113 * bitmap in SRAM. Bit position corresponds to Event # (id/type).
114 * Default values of 0 enable uCode events to be logged.
115 * Use for only special debugging. This function is just a placeholder as-is,
116 * you'll need to provide the special bits! ...
117 * ... and set IL_EVT_DISABLE to 1. */
118 void
119 il3945_disable_events(struct il_priv *il)
120 {
121 int i;
122 u32 base; /* SRAM address of event log header */
123 u32 disable_ptr; /* SRAM address of event-disable bitmap array */
124 u32 array_size; /* # of u32 entries in array */
125 static const u32 evt_disable[IL_EVT_DISABLE_SIZE] = {
126 0x00000000, /* 31 - 0 Event id numbers */
127 0x00000000, /* 63 - 32 */
128 0x00000000, /* 95 - 64 */
129 0x00000000, /* 127 - 96 */
130 0x00000000, /* 159 - 128 */
131 0x00000000, /* 191 - 160 */
132 0x00000000, /* 223 - 192 */
133 0x00000000, /* 255 - 224 */
134 0x00000000, /* 287 - 256 */
135 0x00000000, /* 319 - 288 */
136 0x00000000, /* 351 - 320 */
137 0x00000000, /* 383 - 352 */
138 0x00000000, /* 415 - 384 */
139 0x00000000, /* 447 - 416 */
140 0x00000000, /* 479 - 448 */
141 0x00000000, /* 511 - 480 */
142 0x00000000, /* 543 - 512 */
143 0x00000000, /* 575 - 544 */
144 0x00000000, /* 607 - 576 */
145 0x00000000, /* 639 - 608 */
146 0x00000000, /* 671 - 640 */
147 0x00000000, /* 703 - 672 */
148 0x00000000, /* 735 - 704 */
149 0x00000000, /* 767 - 736 */
150 0x00000000, /* 799 - 768 */
151 0x00000000, /* 831 - 800 */
152 0x00000000, /* 863 - 832 */
153 0x00000000, /* 895 - 864 */
154 0x00000000, /* 927 - 896 */
155 0x00000000, /* 959 - 928 */
156 0x00000000, /* 991 - 960 */
157 0x00000000, /* 1023 - 992 */
158 0x00000000, /* 1055 - 1024 */
159 0x00000000, /* 1087 - 1056 */
160 0x00000000, /* 1119 - 1088 */
161 0x00000000, /* 1151 - 1120 */
162 0x00000000, /* 1183 - 1152 */
163 0x00000000, /* 1215 - 1184 */
164 0x00000000, /* 1247 - 1216 */
165 0x00000000, /* 1279 - 1248 */
166 0x00000000, /* 1311 - 1280 */
167 0x00000000, /* 1343 - 1312 */
168 0x00000000, /* 1375 - 1344 */
169 0x00000000, /* 1407 - 1376 */
170 0x00000000, /* 1439 - 1408 */
171 0x00000000, /* 1471 - 1440 */
172 0x00000000, /* 1503 - 1472 */
173 };
174
175 base = le32_to_cpu(il->card_alive.log_event_table_ptr);
176 if (!il3945_hw_valid_rtc_data_addr(base)) {
177 IL_ERR("Invalid event log pointer 0x%08X\n", base);
178 return;
179 }
180
181 disable_ptr = il_read_targ_mem(il, base + (4 * sizeof(u32)));
182 array_size = il_read_targ_mem(il, base + (5 * sizeof(u32)));
183
184 if (IL_EVT_DISABLE && array_size == IL_EVT_DISABLE_SIZE) {
185 D_INFO("Disabling selected uCode log events at 0x%x\n",
186 disable_ptr);
187 for (i = 0; i < IL_EVT_DISABLE_SIZE; i++)
188 il_write_targ_mem(il, disable_ptr + (i * sizeof(u32)),
189 evt_disable[i]);
190
191 } else {
192 D_INFO("Selected uCode log events may be disabled\n");
193 D_INFO(" by writing \"1\"s into disable bitmap\n");
194 D_INFO(" in SRAM at 0x%x, size %d u32s\n", disable_ptr,
195 array_size);
196 }
197
198 }
199
200 static int
201 il3945_hwrate_to_plcp_idx(u8 plcp)
202 {
203 int idx;
204
205 for (idx = 0; idx < RATE_COUNT_3945; idx++)
206 if (il3945_rates[idx].plcp == plcp)
207 return idx;
208 return -1;
209 }
210
211 #ifdef CONFIG_IWLEGACY_DEBUG
212 #define TX_STATUS_ENTRY(x) case TX_3945_STATUS_FAIL_ ## x: return #x
213
214 static const char *
215 il3945_get_tx_fail_reason(u32 status)
216 {
217 switch (status & TX_STATUS_MSK) {
218 case TX_3945_STATUS_SUCCESS:
219 return "SUCCESS";
220 TX_STATUS_ENTRY(SHORT_LIMIT);
221 TX_STATUS_ENTRY(LONG_LIMIT);
222 TX_STATUS_ENTRY(FIFO_UNDERRUN);
223 TX_STATUS_ENTRY(MGMNT_ABORT);
224 TX_STATUS_ENTRY(NEXT_FRAG);
225 TX_STATUS_ENTRY(LIFE_EXPIRE);
226 TX_STATUS_ENTRY(DEST_PS);
227 TX_STATUS_ENTRY(ABORTED);
228 TX_STATUS_ENTRY(BT_RETRY);
229 TX_STATUS_ENTRY(STA_INVALID);
230 TX_STATUS_ENTRY(FRAG_DROPPED);
231 TX_STATUS_ENTRY(TID_DISABLE);
232 TX_STATUS_ENTRY(FRAME_FLUSHED);
233 TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
234 TX_STATUS_ENTRY(TX_LOCKED);
235 TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
236 }
237
238 return "UNKNOWN";
239 }
240 #else
241 static inline const char *
242 il3945_get_tx_fail_reason(u32 status)
243 {
244 return "";
245 }
246 #endif
247
248 /*
249 * get ieee prev rate from rate scale table.
250 * for A and B mode we need to overright prev
251 * value
252 */
253 int
254 il3945_rs_next_rate(struct il_priv *il, int rate)
255 {
256 int next_rate = il3945_get_prev_ieee_rate(rate);
257
258 switch (il->band) {
259 case IEEE80211_BAND_5GHZ:
260 if (rate == RATE_12M_IDX)
261 next_rate = RATE_9M_IDX;
262 else if (rate == RATE_6M_IDX)
263 next_rate = RATE_6M_IDX;
264 break;
265 case IEEE80211_BAND_2GHZ:
266 if (!(il->_3945.sta_supp_rates & IL_OFDM_RATES_MASK) &&
267 il_is_associated(il)) {
268 if (rate == RATE_11M_IDX)
269 next_rate = RATE_5M_IDX;
270 }
271 break;
272
273 default:
274 break;
275 }
276
277 return next_rate;
278 }
279
280 /**
281 * il3945_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
282 *
283 * When FW advances 'R' idx, all entries between old and new 'R' idx
284 * need to be reclaimed. As result, some free space forms. If there is
285 * enough free space (> low mark), wake the stack that feeds us.
286 */
287 static void
288 il3945_tx_queue_reclaim(struct il_priv *il, int txq_id, int idx)
289 {
290 struct il_tx_queue *txq = &il->txq[txq_id];
291 struct il_queue *q = &txq->q;
292 struct sk_buff *skb;
293
294 BUG_ON(txq_id == IL39_CMD_QUEUE_NUM);
295
296 for (idx = il_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx;
297 q->read_ptr = il_queue_inc_wrap(q->read_ptr, q->n_bd)) {
298
299 skb = txq->skbs[txq->q.read_ptr];
300 ieee80211_tx_status_irqsafe(il->hw, skb);
301 txq->skbs[txq->q.read_ptr] = NULL;
302 il->ops->txq_free_tfd(il, txq);
303 }
304
305 if (il_queue_space(q) > q->low_mark && txq_id >= 0 &&
306 txq_id != IL39_CMD_QUEUE_NUM && il->mac80211_registered)
307 il_wake_queue(il, txq);
308 }
309
310 /**
311 * il3945_hdl_tx - Handle Tx response
312 */
313 static void
314 il3945_hdl_tx(struct il_priv *il, struct il_rx_buf *rxb)
315 {
316 struct il_rx_pkt *pkt = rxb_addr(rxb);
317 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
318 int txq_id = SEQ_TO_QUEUE(sequence);
319 int idx = SEQ_TO_IDX(sequence);
320 struct il_tx_queue *txq = &il->txq[txq_id];
321 struct ieee80211_tx_info *info;
322 struct il3945_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
323 u32 status = le32_to_cpu(tx_resp->status);
324 int rate_idx;
325 int fail;
326
327 if (idx >= txq->q.n_bd || il_queue_used(&txq->q, idx) == 0) {
328 IL_ERR("Read idx for DMA queue txq_id (%d) idx %d "
329 "is out of range [0-%d] %d %d\n", txq_id, idx,
330 txq->q.n_bd, txq->q.write_ptr, txq->q.read_ptr);
331 return;
332 }
333
334 /*
335 * Firmware will not transmit frame on passive channel, if it not yet
336 * received some valid frame on that channel. When this error happen
337 * we have to wait until firmware will unblock itself i.e. when we
338 * note received beacon or other frame. We unblock queues in
339 * il3945_pass_packet_to_mac80211 or in il_mac_bss_info_changed.
340 */
341 if (unlikely((status & TX_STATUS_MSK) == TX_STATUS_FAIL_PASSIVE_NO_RX) &&
342 il->iw_mode == NL80211_IFTYPE_STATION) {
343 il_stop_queues_by_reason(il, IL_STOP_REASON_PASSIVE);
344 D_INFO("Stopped queues - RX waiting on passive channel\n");
345 }
346
347 txq->time_stamp = jiffies;
348 info = IEEE80211_SKB_CB(txq->skbs[txq->q.read_ptr]);
349 ieee80211_tx_info_clear_status(info);
350
351 /* Fill the MRR chain with some info about on-chip retransmissions */
352 rate_idx = il3945_hwrate_to_plcp_idx(tx_resp->rate);
353 if (info->band == IEEE80211_BAND_5GHZ)
354 rate_idx -= IL_FIRST_OFDM_RATE;
355
356 fail = tx_resp->failure_frame;
357
358 info->status.rates[0].idx = rate_idx;
359 info->status.rates[0].count = fail + 1; /* add final attempt */
360
361 /* tx_status->rts_retry_count = tx_resp->failure_rts; */
362 info->flags |=
363 ((status & TX_STATUS_MSK) ==
364 TX_STATUS_SUCCESS) ? IEEE80211_TX_STAT_ACK : 0;
365
366 D_TX("Tx queue %d Status %s (0x%08x) plcp rate %d retries %d\n", txq_id,
367 il3945_get_tx_fail_reason(status), status, tx_resp->rate,
368 tx_resp->failure_frame);
369
370 D_TX_REPLY("Tx queue reclaim %d\n", idx);
371 il3945_tx_queue_reclaim(il, txq_id, idx);
372
373 if (status & TX_ABORT_REQUIRED_MSK)
374 IL_ERR("TODO: Implement Tx ABORT REQUIRED!!!\n");
375 }
376
377 /*****************************************************************************
378 *
379 * Intel PRO/Wireless 3945ABG/BG Network Connection
380 *
381 * RX handler implementations
382 *
383 *****************************************************************************/
384 #ifdef CONFIG_IWLEGACY_DEBUGFS
385 static void
386 il3945_accumulative_stats(struct il_priv *il, __le32 * stats)
387 {
388 int i;
389 __le32 *prev_stats;
390 u32 *accum_stats;
391 u32 *delta, *max_delta;
392
393 prev_stats = (__le32 *) &il->_3945.stats;
394 accum_stats = (u32 *) &il->_3945.accum_stats;
395 delta = (u32 *) &il->_3945.delta_stats;
396 max_delta = (u32 *) &il->_3945.max_delta;
397
398 for (i = sizeof(__le32); i < sizeof(struct il3945_notif_stats);
399 i +=
400 sizeof(__le32), stats++, prev_stats++, delta++, max_delta++,
401 accum_stats++) {
402 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
403 *delta =
404 (le32_to_cpu(*stats) - le32_to_cpu(*prev_stats));
405 *accum_stats += *delta;
406 if (*delta > *max_delta)
407 *max_delta = *delta;
408 }
409 }
410
411 /* reset accumulative stats for "no-counter" type stats */
412 il->_3945.accum_stats.general.temperature =
413 il->_3945.stats.general.temperature;
414 il->_3945.accum_stats.general.ttl_timestamp =
415 il->_3945.stats.general.ttl_timestamp;
416 }
417 #endif
418
419 void
420 il3945_hdl_stats(struct il_priv *il, struct il_rx_buf *rxb)
421 {
422 struct il_rx_pkt *pkt = rxb_addr(rxb);
423
424 D_RX("Statistics notification received (%d vs %d).\n",
425 (int)sizeof(struct il3945_notif_stats),
426 le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK);
427 #ifdef CONFIG_IWLEGACY_DEBUGFS
428 il3945_accumulative_stats(il, (__le32 *) &pkt->u.raw);
429 #endif
430
431 memcpy(&il->_3945.stats, pkt->u.raw, sizeof(il->_3945.stats));
432 }
433
434 void
435 il3945_hdl_c_stats(struct il_priv *il, struct il_rx_buf *rxb)
436 {
437 struct il_rx_pkt *pkt = rxb_addr(rxb);
438 __le32 *flag = (__le32 *) &pkt->u.raw;
439
440 if (le32_to_cpu(*flag) & UCODE_STATS_CLEAR_MSK) {
441 #ifdef CONFIG_IWLEGACY_DEBUGFS
442 memset(&il->_3945.accum_stats, 0,
443 sizeof(struct il3945_notif_stats));
444 memset(&il->_3945.delta_stats, 0,
445 sizeof(struct il3945_notif_stats));
446 memset(&il->_3945.max_delta, 0,
447 sizeof(struct il3945_notif_stats));
448 #endif
449 D_RX("Statistics have been cleared\n");
450 }
451 il3945_hdl_stats(il, rxb);
452 }
453
454 /******************************************************************************
455 *
456 * Misc. internal state and helper functions
457 *
458 ******************************************************************************/
459
460 /* This is necessary only for a number of stats, see the caller. */
461 static int
462 il3945_is_network_packet(struct il_priv *il, struct ieee80211_hdr *header)
463 {
464 /* Filter incoming packets to determine if they are targeted toward
465 * this network, discarding packets coming from ourselves */
466 switch (il->iw_mode) {
467 case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source | BSSID */
468 /* packets to our IBSS update information */
469 return ether_addr_equal(header->addr3, il->bssid);
470 case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
471 /* packets to our IBSS update information */
472 return ether_addr_equal(header->addr2, il->bssid);
473 default:
474 return 1;
475 }
476 }
477
478 #define SMALL_PACKET_SIZE 256
479
480 static void
481 il3945_pass_packet_to_mac80211(struct il_priv *il, struct il_rx_buf *rxb,
482 struct ieee80211_rx_status *stats)
483 {
484 struct il_rx_pkt *pkt = rxb_addr(rxb);
485 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)IL_RX_DATA(pkt);
486 struct il3945_rx_frame_hdr *rx_hdr = IL_RX_HDR(pkt);
487 struct il3945_rx_frame_end *rx_end = IL_RX_END(pkt);
488 u32 len = le16_to_cpu(rx_hdr->len);
489 struct sk_buff *skb;
490 __le16 fc = hdr->frame_control;
491 u32 fraglen = PAGE_SIZE << il->hw_params.rx_page_order;
492
493 /* We received data from the HW, so stop the watchdog */
494 if (unlikely(len + IL39_RX_FRAME_SIZE > fraglen)) {
495 D_DROP("Corruption detected!\n");
496 return;
497 }
498
499 /* We only process data packets if the interface is open */
500 if (unlikely(!il->is_open)) {
501 D_DROP("Dropping packet while interface is not open.\n");
502 return;
503 }
504
505 if (unlikely(test_bit(IL_STOP_REASON_PASSIVE, &il->stop_reason))) {
506 il_wake_queues_by_reason(il, IL_STOP_REASON_PASSIVE);
507 D_INFO("Woke queues - frame received on passive channel\n");
508 }
509
510 skb = dev_alloc_skb(SMALL_PACKET_SIZE);
511 if (!skb) {
512 IL_ERR("dev_alloc_skb failed\n");
513 return;
514 }
515
516 if (!il3945_mod_params.sw_crypto)
517 il_set_decrypted_flag(il, (struct ieee80211_hdr *)pkt,
518 le32_to_cpu(rx_end->status), stats);
519
520 /* If frame is small enough to fit into skb->head, copy it
521 * and do not consume a full page
522 */
523 if (len <= SMALL_PACKET_SIZE) {
524 memcpy(skb_put(skb, len), rx_hdr->payload, len);
525 } else {
526 skb_add_rx_frag(skb, 0, rxb->page,
527 (void *)rx_hdr->payload - (void *)pkt, len,
528 fraglen);
529 il->alloc_rxb_page--;
530 rxb->page = NULL;
531 }
532 il_update_stats(il, false, fc, len);
533 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
534
535 ieee80211_rx(il->hw, skb);
536 }
537
538 #define IL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
539
540 static void
541 il3945_hdl_rx(struct il_priv *il, struct il_rx_buf *rxb)
542 {
543 struct ieee80211_hdr *header;
544 struct ieee80211_rx_status rx_status = {};
545 struct il_rx_pkt *pkt = rxb_addr(rxb);
546 struct il3945_rx_frame_stats *rx_stats = IL_RX_STATS(pkt);
547 struct il3945_rx_frame_hdr *rx_hdr = IL_RX_HDR(pkt);
548 struct il3945_rx_frame_end *rx_end = IL_RX_END(pkt);
549 u16 rx_stats_sig_avg __maybe_unused = le16_to_cpu(rx_stats->sig_avg);
550 u16 rx_stats_noise_diff __maybe_unused =
551 le16_to_cpu(rx_stats->noise_diff);
552 u8 network_packet;
553
554 rx_status.flag = 0;
555 rx_status.mactime = le64_to_cpu(rx_end->timestamp);
556 rx_status.band =
557 (rx_hdr->
558 phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ? IEEE80211_BAND_2GHZ :
559 IEEE80211_BAND_5GHZ;
560 rx_status.freq =
561 ieee80211_channel_to_frequency(le16_to_cpu(rx_hdr->channel),
562 rx_status.band);
563
564 rx_status.rate_idx = il3945_hwrate_to_plcp_idx(rx_hdr->rate);
565 if (rx_status.band == IEEE80211_BAND_5GHZ)
566 rx_status.rate_idx -= IL_FIRST_OFDM_RATE;
567
568 rx_status.antenna =
569 (le16_to_cpu(rx_hdr->phy_flags) & RX_RES_PHY_FLAGS_ANTENNA_MSK) >>
570 4;
571
572 /* set the preamble flag if appropriate */
573 if (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
574 rx_status.flag |= RX_FLAG_SHORTPRE;
575
576 if ((unlikely(rx_stats->phy_count > 20))) {
577 D_DROP("dsp size out of range [0,20]: %d/n",
578 rx_stats->phy_count);
579 return;
580 }
581
582 if (!(rx_end->status & RX_RES_STATUS_NO_CRC32_ERROR) ||
583 !(rx_end->status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
584 D_RX("Bad CRC or FIFO: 0x%08X.\n", rx_end->status);
585 return;
586 }
587
588 /* Convert 3945's rssi indicator to dBm */
589 rx_status.signal = rx_stats->rssi - IL39_RSSI_OFFSET;
590
591 D_STATS("Rssi %d sig_avg %d noise_diff %d\n", rx_status.signal,
592 rx_stats_sig_avg, rx_stats_noise_diff);
593
594 header = (struct ieee80211_hdr *)IL_RX_DATA(pkt);
595
596 network_packet = il3945_is_network_packet(il, header);
597
598 D_STATS("[%c] %d RSSI:%d Signal:%u, Rate:%u\n",
599 network_packet ? '*' : ' ', le16_to_cpu(rx_hdr->channel),
600 rx_status.signal, rx_status.signal, rx_status.rate_idx);
601
602 if (network_packet) {
603 il->_3945.last_beacon_time =
604 le32_to_cpu(rx_end->beacon_timestamp);
605 il->_3945.last_tsf = le64_to_cpu(rx_end->timestamp);
606 il->_3945.last_rx_rssi = rx_status.signal;
607 }
608
609 il3945_pass_packet_to_mac80211(il, rxb, &rx_status);
610 }
611
612 int
613 il3945_hw_txq_attach_buf_to_tfd(struct il_priv *il, struct il_tx_queue *txq,
614 dma_addr_t addr, u16 len, u8 reset, u8 pad)
615 {
616 int count;
617 struct il_queue *q;
618 struct il3945_tfd *tfd, *tfd_tmp;
619
620 q = &txq->q;
621 tfd_tmp = (struct il3945_tfd *)txq->tfds;
622 tfd = &tfd_tmp[q->write_ptr];
623
624 if (reset)
625 memset(tfd, 0, sizeof(*tfd));
626
627 count = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
628
629 if (count >= NUM_TFD_CHUNKS || count < 0) {
630 IL_ERR("Error can not send more than %d chunks\n",
631 NUM_TFD_CHUNKS);
632 return -EINVAL;
633 }
634
635 tfd->tbs[count].addr = cpu_to_le32(addr);
636 tfd->tbs[count].len = cpu_to_le32(len);
637
638 count++;
639
640 tfd->control_flags =
641 cpu_to_le32(TFD_CTL_COUNT_SET(count) | TFD_CTL_PAD_SET(pad));
642
643 return 0;
644 }
645
646 /**
647 * il3945_hw_txq_free_tfd - Free one TFD, those at idx [txq->q.read_ptr]
648 *
649 * Does NOT advance any idxes
650 */
651 void
652 il3945_hw_txq_free_tfd(struct il_priv *il, struct il_tx_queue *txq)
653 {
654 struct il3945_tfd *tfd_tmp = (struct il3945_tfd *)txq->tfds;
655 int idx = txq->q.read_ptr;
656 struct il3945_tfd *tfd = &tfd_tmp[idx];
657 struct pci_dev *dev = il->pci_dev;
658 int i;
659 int counter;
660
661 /* sanity check */
662 counter = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
663 if (counter > NUM_TFD_CHUNKS) {
664 IL_ERR("Too many chunks: %i\n", counter);
665 /* @todo issue fatal error, it is quite serious situation */
666 return;
667 }
668
669 /* Unmap tx_cmd */
670 if (counter)
671 pci_unmap_single(dev, dma_unmap_addr(&txq->meta[idx], mapping),
672 dma_unmap_len(&txq->meta[idx], len),
673 PCI_DMA_TODEVICE);
674
675 /* unmap chunks if any */
676
677 for (i = 1; i < counter; i++)
678 pci_unmap_single(dev, le32_to_cpu(tfd->tbs[i].addr),
679 le32_to_cpu(tfd->tbs[i].len),
680 PCI_DMA_TODEVICE);
681
682 /* free SKB */
683 if (txq->skbs) {
684 struct sk_buff *skb = txq->skbs[txq->q.read_ptr];
685
686 /* can be called from irqs-disabled context */
687 if (skb) {
688 dev_kfree_skb_any(skb);
689 txq->skbs[txq->q.read_ptr] = NULL;
690 }
691 }
692 }
693
694 /**
695 * il3945_hw_build_tx_cmd_rate - Add rate portion to TX_CMD:
696 *
697 */
698 void
699 il3945_hw_build_tx_cmd_rate(struct il_priv *il, struct il_device_cmd *cmd,
700 struct ieee80211_tx_info *info,
701 struct ieee80211_hdr *hdr, int sta_id)
702 {
703 u16 hw_value = ieee80211_get_tx_rate(il->hw, info)->hw_value;
704 u16 rate_idx = min(hw_value & 0xffff, RATE_COUNT_3945 - 1);
705 u16 rate_mask;
706 int rate;
707 const u8 rts_retry_limit = 7;
708 u8 data_retry_limit;
709 __le32 tx_flags;
710 __le16 fc = hdr->frame_control;
711 struct il3945_tx_cmd *tx_cmd = (struct il3945_tx_cmd *)cmd->cmd.payload;
712
713 rate = il3945_rates[rate_idx].plcp;
714 tx_flags = tx_cmd->tx_flags;
715
716 /* We need to figure out how to get the sta->supp_rates while
717 * in this running context */
718 rate_mask = RATES_MASK_3945;
719
720 /* Set retry limit on DATA packets and Probe Responses */
721 if (ieee80211_is_probe_resp(fc))
722 data_retry_limit = 3;
723 else
724 data_retry_limit = IL_DEFAULT_TX_RETRY;
725 tx_cmd->data_retry_limit = data_retry_limit;
726 /* Set retry limit on RTS packets */
727 tx_cmd->rts_retry_limit = min(data_retry_limit, rts_retry_limit);
728
729 tx_cmd->rate = rate;
730 tx_cmd->tx_flags = tx_flags;
731
732 /* OFDM */
733 tx_cmd->supp_rates[0] =
734 ((rate_mask & IL_OFDM_RATES_MASK) >> IL_FIRST_OFDM_RATE) & 0xFF;
735
736 /* CCK */
737 tx_cmd->supp_rates[1] = (rate_mask & 0xF);
738
739 D_RATE("Tx sta id: %d, rate: %d (plcp), flags: 0x%4X "
740 "cck/ofdm mask: 0x%x/0x%x\n", sta_id, tx_cmd->rate,
741 le32_to_cpu(tx_cmd->tx_flags), tx_cmd->supp_rates[1],
742 tx_cmd->supp_rates[0]);
743 }
744
745 static u8
746 il3945_sync_sta(struct il_priv *il, int sta_id, u16 tx_rate)
747 {
748 unsigned long flags_spin;
749 struct il_station_entry *station;
750
751 if (sta_id == IL_INVALID_STATION)
752 return IL_INVALID_STATION;
753
754 spin_lock_irqsave(&il->sta_lock, flags_spin);
755 station = &il->stations[sta_id];
756
757 station->sta.sta.modify_mask = STA_MODIFY_TX_RATE_MSK;
758 station->sta.rate_n_flags = cpu_to_le16(tx_rate);
759 station->sta.mode = STA_CONTROL_MODIFY_MSK;
760 il_send_add_sta(il, &station->sta, CMD_ASYNC);
761 spin_unlock_irqrestore(&il->sta_lock, flags_spin);
762
763 D_RATE("SCALE sync station %d to rate %d\n", sta_id, tx_rate);
764 return sta_id;
765 }
766
767 static void
768 il3945_set_pwr_vmain(struct il_priv *il)
769 {
770 /*
771 * (for documentation purposes)
772 * to set power to V_AUX, do
773
774 if (pci_pme_capable(il->pci_dev, PCI_D3cold)) {
775 il_set_bits_mask_prph(il, APMG_PS_CTRL_REG,
776 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
777 ~APMG_PS_CTRL_MSK_PWR_SRC);
778
779 _il_poll_bit(il, CSR_GPIO_IN,
780 CSR_GPIO_IN_VAL_VAUX_PWR_SRC,
781 CSR_GPIO_IN_BIT_AUX_POWER, 5000);
782 }
783 */
784
785 il_set_bits_mask_prph(il, APMG_PS_CTRL_REG,
786 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
787 ~APMG_PS_CTRL_MSK_PWR_SRC);
788
789 _il_poll_bit(il, CSR_GPIO_IN, CSR_GPIO_IN_VAL_VMAIN_PWR_SRC,
790 CSR_GPIO_IN_BIT_AUX_POWER, 5000);
791 }
792
793 static int
794 il3945_rx_init(struct il_priv *il, struct il_rx_queue *rxq)
795 {
796 il_wr(il, FH39_RCSR_RBD_BASE(0), rxq->bd_dma);
797 il_wr(il, FH39_RCSR_RPTR_ADDR(0), rxq->rb_stts_dma);
798 il_wr(il, FH39_RCSR_WPTR(0), 0);
799 il_wr(il, FH39_RCSR_CONFIG(0),
800 FH39_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE |
801 FH39_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE |
802 FH39_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN |
803 FH39_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 | (RX_QUEUE_SIZE_LOG
804 <<
805 FH39_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE)
806 | FH39_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST | (1 <<
807 FH39_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH)
808 | FH39_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH);
809
810 /* fake read to flush all prev I/O */
811 il_rd(il, FH39_RSSR_CTRL);
812
813 return 0;
814 }
815
816 static int
817 il3945_tx_reset(struct il_priv *il)
818 {
819 /* bypass mode */
820 il_wr_prph(il, ALM_SCD_MODE_REG, 0x2);
821
822 /* RA 0 is active */
823 il_wr_prph(il, ALM_SCD_ARASTAT_REG, 0x01);
824
825 /* all 6 fifo are active */
826 il_wr_prph(il, ALM_SCD_TXFACT_REG, 0x3f);
827
828 il_wr_prph(il, ALM_SCD_SBYP_MODE_1_REG, 0x010000);
829 il_wr_prph(il, ALM_SCD_SBYP_MODE_2_REG, 0x030002);
830 il_wr_prph(il, ALM_SCD_TXF4MF_REG, 0x000004);
831 il_wr_prph(il, ALM_SCD_TXF5MF_REG, 0x000005);
832
833 il_wr(il, FH39_TSSR_CBB_BASE, il->_3945.shared_phys);
834
835 il_wr(il, FH39_TSSR_MSG_CONFIG,
836 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON |
837 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON |
838 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B |
839 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON |
840 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON |
841 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH |
842 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH);
843
844 return 0;
845 }
846
847 /**
848 * il3945_txq_ctx_reset - Reset TX queue context
849 *
850 * Destroys all DMA structures and initialize them again
851 */
852 static int
853 il3945_txq_ctx_reset(struct il_priv *il)
854 {
855 int rc, txq_id;
856
857 il3945_hw_txq_ctx_free(il);
858
859 /* allocate tx queue structure */
860 rc = il_alloc_txq_mem(il);
861 if (rc)
862 return rc;
863
864 /* Tx CMD queue */
865 rc = il3945_tx_reset(il);
866 if (rc)
867 goto error;
868
869 /* Tx queue(s) */
870 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++) {
871 rc = il_tx_queue_init(il, txq_id);
872 if (rc) {
873 IL_ERR("Tx %d queue init failed\n", txq_id);
874 goto error;
875 }
876 }
877
878 return rc;
879
880 error:
881 il3945_hw_txq_ctx_free(il);
882 return rc;
883 }
884
885 /*
886 * Start up 3945's basic functionality after it has been reset
887 * (e.g. after platform boot, or shutdown via il_apm_stop())
888 * NOTE: This does not load uCode nor start the embedded processor
889 */
890 static int
891 il3945_apm_init(struct il_priv *il)
892 {
893 int ret = il_apm_init(il);
894
895 /* Clear APMG (NIC's internal power management) interrupts */
896 il_wr_prph(il, APMG_RTC_INT_MSK_REG, 0x0);
897 il_wr_prph(il, APMG_RTC_INT_STT_REG, 0xFFFFFFFF);
898
899 /* Reset radio chip */
900 il_set_bits_prph(il, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
901 udelay(5);
902 il_clear_bits_prph(il, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
903
904 return ret;
905 }
906
907 static void
908 il3945_nic_config(struct il_priv *il)
909 {
910 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
911 unsigned long flags;
912 u8 rev_id = il->pci_dev->revision;
913
914 spin_lock_irqsave(&il->lock, flags);
915
916 /* Determine HW type */
917 D_INFO("HW Revision ID = 0x%X\n", rev_id);
918
919 if (rev_id & PCI_CFG_REV_ID_BIT_RTP)
920 D_INFO("RTP type\n");
921 else if (rev_id & PCI_CFG_REV_ID_BIT_BASIC_SKU) {
922 D_INFO("3945 RADIO-MB type\n");
923 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
924 CSR39_HW_IF_CONFIG_REG_BIT_3945_MB);
925 } else {
926 D_INFO("3945 RADIO-MM type\n");
927 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
928 CSR39_HW_IF_CONFIG_REG_BIT_3945_MM);
929 }
930
931 if (EEPROM_SKU_CAP_OP_MODE_MRC == eeprom->sku_cap) {
932 D_INFO("SKU OP mode is mrc\n");
933 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
934 CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC);
935 } else
936 D_INFO("SKU OP mode is basic\n");
937
938 if ((eeprom->board_revision & 0xF0) == 0xD0) {
939 D_INFO("3945ABG revision is 0x%X\n", eeprom->board_revision);
940 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
941 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
942 } else {
943 D_INFO("3945ABG revision is 0x%X\n", eeprom->board_revision);
944 il_clear_bit(il, CSR_HW_IF_CONFIG_REG,
945 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
946 }
947
948 if (eeprom->almgor_m_version <= 1) {
949 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
950 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A);
951 D_INFO("Card M type A version is 0x%X\n",
952 eeprom->almgor_m_version);
953 } else {
954 D_INFO("Card M type B version is 0x%X\n",
955 eeprom->almgor_m_version);
956 il_set_bit(il, CSR_HW_IF_CONFIG_REG,
957 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B);
958 }
959 spin_unlock_irqrestore(&il->lock, flags);
960
961 if (eeprom->sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
962 D_RF_KILL("SW RF KILL supported in EEPROM.\n");
963
964 if (eeprom->sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
965 D_RF_KILL("HW RF KILL supported in EEPROM.\n");
966 }
967
968 int
969 il3945_hw_nic_init(struct il_priv *il)
970 {
971 int rc;
972 unsigned long flags;
973 struct il_rx_queue *rxq = &il->rxq;
974
975 spin_lock_irqsave(&il->lock, flags);
976 il3945_apm_init(il);
977 spin_unlock_irqrestore(&il->lock, flags);
978
979 il3945_set_pwr_vmain(il);
980 il3945_nic_config(il);
981
982 /* Allocate the RX queue, or reset if it is already allocated */
983 if (!rxq->bd) {
984 rc = il_rx_queue_alloc(il);
985 if (rc) {
986 IL_ERR("Unable to initialize Rx queue\n");
987 return -ENOMEM;
988 }
989 } else
990 il3945_rx_queue_reset(il, rxq);
991
992 il3945_rx_replenish(il);
993
994 il3945_rx_init(il, rxq);
995
996 /* Look at using this instead:
997 rxq->need_update = 1;
998 il_rx_queue_update_write_ptr(il, rxq);
999 */
1000
1001 il_wr(il, FH39_RCSR_WPTR(0), rxq->write & ~7);
1002
1003 rc = il3945_txq_ctx_reset(il);
1004 if (rc)
1005 return rc;
1006
1007 set_bit(S_INIT, &il->status);
1008
1009 return 0;
1010 }
1011
1012 /**
1013 * il3945_hw_txq_ctx_free - Free TXQ Context
1014 *
1015 * Destroy all TX DMA queues and structures
1016 */
1017 void
1018 il3945_hw_txq_ctx_free(struct il_priv *il)
1019 {
1020 int txq_id;
1021
1022 /* Tx queues */
1023 if (il->txq) {
1024 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++)
1025 if (txq_id == IL39_CMD_QUEUE_NUM)
1026 il_cmd_queue_free(il);
1027 else
1028 il_tx_queue_free(il, txq_id);
1029 }
1030
1031 /* free tx queue structure */
1032 il_free_txq_mem(il);
1033 }
1034
1035 void
1036 il3945_hw_txq_ctx_stop(struct il_priv *il)
1037 {
1038 int txq_id;
1039
1040 /* stop SCD */
1041 _il_wr_prph(il, ALM_SCD_MODE_REG, 0);
1042 _il_wr_prph(il, ALM_SCD_TXFACT_REG, 0);
1043
1044 /* reset TFD queues */
1045 for (txq_id = 0; txq_id < il->hw_params.max_txq_num; txq_id++) {
1046 _il_wr(il, FH39_TCSR_CONFIG(txq_id), 0x0);
1047 _il_poll_bit(il, FH39_TSSR_TX_STATUS,
1048 FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
1049 FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
1050 1000);
1051 }
1052 }
1053
1054 /**
1055 * il3945_hw_reg_adjust_power_by_temp
1056 * return idx delta into power gain settings table
1057 */
1058 static int
1059 il3945_hw_reg_adjust_power_by_temp(int new_reading, int old_reading)
1060 {
1061 return (new_reading - old_reading) * (-11) / 100;
1062 }
1063
1064 /**
1065 * il3945_hw_reg_temp_out_of_range - Keep temperature in sane range
1066 */
1067 static inline int
1068 il3945_hw_reg_temp_out_of_range(int temperature)
1069 {
1070 return (temperature < -260 || temperature > 25) ? 1 : 0;
1071 }
1072
1073 int
1074 il3945_hw_get_temperature(struct il_priv *il)
1075 {
1076 return _il_rd(il, CSR_UCODE_DRV_GP2);
1077 }
1078
1079 /**
1080 * il3945_hw_reg_txpower_get_temperature
1081 * get the current temperature by reading from NIC
1082 */
1083 static int
1084 il3945_hw_reg_txpower_get_temperature(struct il_priv *il)
1085 {
1086 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
1087 int temperature;
1088
1089 temperature = il3945_hw_get_temperature(il);
1090
1091 /* driver's okay range is -260 to +25.
1092 * human readable okay range is 0 to +285 */
1093 D_INFO("Temperature: %d\n", temperature + IL_TEMP_CONVERT);
1094
1095 /* handle insane temp reading */
1096 if (il3945_hw_reg_temp_out_of_range(temperature)) {
1097 IL_ERR("Error bad temperature value %d\n", temperature);
1098
1099 /* if really really hot(?),
1100 * substitute the 3rd band/group's temp measured at factory */
1101 if (il->last_temperature > 100)
1102 temperature = eeprom->groups[2].temperature;
1103 else /* else use most recent "sane" value from driver */
1104 temperature = il->last_temperature;
1105 }
1106
1107 return temperature; /* raw, not "human readable" */
1108 }
1109
1110 /* Adjust Txpower only if temperature variance is greater than threshold.
1111 *
1112 * Both are lower than older versions' 9 degrees */
1113 #define IL_TEMPERATURE_LIMIT_TIMER 6
1114
1115 /**
1116 * il3945_is_temp_calib_needed - determines if new calibration is needed
1117 *
1118 * records new temperature in tx_mgr->temperature.
1119 * replaces tx_mgr->last_temperature *only* if calib needed
1120 * (assumes caller will actually do the calibration!). */
1121 static int
1122 il3945_is_temp_calib_needed(struct il_priv *il)
1123 {
1124 int temp_diff;
1125
1126 il->temperature = il3945_hw_reg_txpower_get_temperature(il);
1127 temp_diff = il->temperature - il->last_temperature;
1128
1129 /* get absolute value */
1130 if (temp_diff < 0) {
1131 D_POWER("Getting cooler, delta %d,\n", temp_diff);
1132 temp_diff = -temp_diff;
1133 } else if (temp_diff == 0)
1134 D_POWER("Same temp,\n");
1135 else
1136 D_POWER("Getting warmer, delta %d,\n", temp_diff);
1137
1138 /* if we don't need calibration, *don't* update last_temperature */
1139 if (temp_diff < IL_TEMPERATURE_LIMIT_TIMER) {
1140 D_POWER("Timed thermal calib not needed\n");
1141 return 0;
1142 }
1143
1144 D_POWER("Timed thermal calib needed\n");
1145
1146 /* assume that caller will actually do calib ...
1147 * update the "last temperature" value */
1148 il->last_temperature = il->temperature;
1149 return 1;
1150 }
1151
1152 #define IL_MAX_GAIN_ENTRIES 78
1153 #define IL_CCK_FROM_OFDM_POWER_DIFF -5
1154 #define IL_CCK_FROM_OFDM_IDX_DIFF (10)
1155
1156 /* radio and DSP power table, each step is 1/2 dB.
1157 * 1st number is for RF analog gain, 2nd number is for DSP pre-DAC gain. */
1158 static struct il3945_tx_power power_gain_table[2][IL_MAX_GAIN_ENTRIES] = {
1159 {
1160 {251, 127}, /* 2.4 GHz, highest power */
1161 {251, 127},
1162 {251, 127},
1163 {251, 127},
1164 {251, 125},
1165 {251, 110},
1166 {251, 105},
1167 {251, 98},
1168 {187, 125},
1169 {187, 115},
1170 {187, 108},
1171 {187, 99},
1172 {243, 119},
1173 {243, 111},
1174 {243, 105},
1175 {243, 97},
1176 {243, 92},
1177 {211, 106},
1178 {211, 100},
1179 {179, 120},
1180 {179, 113},
1181 {179, 107},
1182 {147, 125},
1183 {147, 119},
1184 {147, 112},
1185 {147, 106},
1186 {147, 101},
1187 {147, 97},
1188 {147, 91},
1189 {115, 107},
1190 {235, 121},
1191 {235, 115},
1192 {235, 109},
1193 {203, 127},
1194 {203, 121},
1195 {203, 115},
1196 {203, 108},
1197 {203, 102},
1198 {203, 96},
1199 {203, 92},
1200 {171, 110},
1201 {171, 104},
1202 {171, 98},
1203 {139, 116},
1204 {227, 125},
1205 {227, 119},
1206 {227, 113},
1207 {227, 107},
1208 {227, 101},
1209 {227, 96},
1210 {195, 113},
1211 {195, 106},
1212 {195, 102},
1213 {195, 95},
1214 {163, 113},
1215 {163, 106},
1216 {163, 102},
1217 {163, 95},
1218 {131, 113},
1219 {131, 106},
1220 {131, 102},
1221 {131, 95},
1222 {99, 113},
1223 {99, 106},
1224 {99, 102},
1225 {99, 95},
1226 {67, 113},
1227 {67, 106},
1228 {67, 102},
1229 {67, 95},
1230 {35, 113},
1231 {35, 106},
1232 {35, 102},
1233 {35, 95},
1234 {3, 113},
1235 {3, 106},
1236 {3, 102},
1237 {3, 95} /* 2.4 GHz, lowest power */
1238 },
1239 {
1240 {251, 127}, /* 5.x GHz, highest power */
1241 {251, 120},
1242 {251, 114},
1243 {219, 119},
1244 {219, 101},
1245 {187, 113},
1246 {187, 102},
1247 {155, 114},
1248 {155, 103},
1249 {123, 117},
1250 {123, 107},
1251 {123, 99},
1252 {123, 92},
1253 {91, 108},
1254 {59, 125},
1255 {59, 118},
1256 {59, 109},
1257 {59, 102},
1258 {59, 96},
1259 {59, 90},
1260 {27, 104},
1261 {27, 98},
1262 {27, 92},
1263 {115, 118},
1264 {115, 111},
1265 {115, 104},
1266 {83, 126},
1267 {83, 121},
1268 {83, 113},
1269 {83, 105},
1270 {83, 99},
1271 {51, 118},
1272 {51, 111},
1273 {51, 104},
1274 {51, 98},
1275 {19, 116},
1276 {19, 109},
1277 {19, 102},
1278 {19, 98},
1279 {19, 93},
1280 {171, 113},
1281 {171, 107},
1282 {171, 99},
1283 {139, 120},
1284 {139, 113},
1285 {139, 107},
1286 {139, 99},
1287 {107, 120},
1288 {107, 113},
1289 {107, 107},
1290 {107, 99},
1291 {75, 120},
1292 {75, 113},
1293 {75, 107},
1294 {75, 99},
1295 {43, 120},
1296 {43, 113},
1297 {43, 107},
1298 {43, 99},
1299 {11, 120},
1300 {11, 113},
1301 {11, 107},
1302 {11, 99},
1303 {131, 107},
1304 {131, 99},
1305 {99, 120},
1306 {99, 113},
1307 {99, 107},
1308 {99, 99},
1309 {67, 120},
1310 {67, 113},
1311 {67, 107},
1312 {67, 99},
1313 {35, 120},
1314 {35, 113},
1315 {35, 107},
1316 {35, 99},
1317 {3, 120} /* 5.x GHz, lowest power */
1318 }
1319 };
1320
1321 static inline u8
1322 il3945_hw_reg_fix_power_idx(int idx)
1323 {
1324 if (idx < 0)
1325 return 0;
1326 if (idx >= IL_MAX_GAIN_ENTRIES)
1327 return IL_MAX_GAIN_ENTRIES - 1;
1328 return (u8) idx;
1329 }
1330
1331 /* Kick off thermal recalibration check every 60 seconds */
1332 #define REG_RECALIB_PERIOD (60)
1333
1334 /**
1335 * il3945_hw_reg_set_scan_power - Set Tx power for scan probe requests
1336 *
1337 * Set (in our channel info database) the direct scan Tx power for 1 Mbit (CCK)
1338 * or 6 Mbit (OFDM) rates.
1339 */
1340 static void
1341 il3945_hw_reg_set_scan_power(struct il_priv *il, u32 scan_tbl_idx, s32 rate_idx,
1342 const s8 *clip_pwrs,
1343 struct il_channel_info *ch_info, int band_idx)
1344 {
1345 struct il3945_scan_power_info *scan_power_info;
1346 s8 power;
1347 u8 power_idx;
1348
1349 scan_power_info = &ch_info->scan_pwr_info[scan_tbl_idx];
1350
1351 /* use this channel group's 6Mbit clipping/saturation pwr,
1352 * but cap at regulatory scan power restriction (set during init
1353 * based on eeprom channel data) for this channel. */
1354 power = min(ch_info->scan_power, clip_pwrs[RATE_6M_IDX_TBL]);
1355
1356 power = min(power, il->tx_power_user_lmt);
1357 scan_power_info->requested_power = power;
1358
1359 /* find difference between new scan *power* and current "normal"
1360 * Tx *power* for 6Mb. Use this difference (x2) to adjust the
1361 * current "normal" temperature-compensated Tx power *idx* for
1362 * this rate (1Mb or 6Mb) to yield new temp-compensated scan power
1363 * *idx*. */
1364 power_idx =
1365 ch_info->power_info[rate_idx].power_table_idx - (power -
1366 ch_info->
1367 power_info
1368 [RATE_6M_IDX_TBL].
1369 requested_power) *
1370 2;
1371
1372 /* store reference idx that we use when adjusting *all* scan
1373 * powers. So we can accommodate user (all channel) or spectrum
1374 * management (single channel) power changes "between" temperature
1375 * feedback compensation procedures.
1376 * don't force fit this reference idx into gain table; it may be a
1377 * negative number. This will help avoid errors when we're at
1378 * the lower bounds (highest gains, for warmest temperatures)
1379 * of the table. */
1380
1381 /* don't exceed table bounds for "real" setting */
1382 power_idx = il3945_hw_reg_fix_power_idx(power_idx);
1383
1384 scan_power_info->power_table_idx = power_idx;
1385 scan_power_info->tpc.tx_gain =
1386 power_gain_table[band_idx][power_idx].tx_gain;
1387 scan_power_info->tpc.dsp_atten =
1388 power_gain_table[band_idx][power_idx].dsp_atten;
1389 }
1390
1391 /**
1392 * il3945_send_tx_power - fill in Tx Power command with gain settings
1393 *
1394 * Configures power settings for all rates for the current channel,
1395 * using values from channel info struct, and send to NIC
1396 */
1397 static int
1398 il3945_send_tx_power(struct il_priv *il)
1399 {
1400 int rate_idx, i;
1401 const struct il_channel_info *ch_info = NULL;
1402 struct il3945_txpowertable_cmd txpower = {
1403 .channel = il->active.channel,
1404 };
1405 u16 chan;
1406
1407 if (WARN_ONCE
1408 (test_bit(S_SCAN_HW, &il->status),
1409 "TX Power requested while scanning!\n"))
1410 return -EAGAIN;
1411
1412 chan = le16_to_cpu(il->active.channel);
1413
1414 txpower.band = (il->band == IEEE80211_BAND_5GHZ) ? 0 : 1;
1415 ch_info = il_get_channel_info(il, il->band, chan);
1416 if (!ch_info) {
1417 IL_ERR("Failed to get channel info for channel %d [%d]\n", chan,
1418 il->band);
1419 return -EINVAL;
1420 }
1421
1422 if (!il_is_channel_valid(ch_info)) {
1423 D_POWER("Not calling TX_PWR_TBL_CMD on " "non-Tx channel.\n");
1424 return 0;
1425 }
1426
1427 /* fill cmd with power settings for all rates for current channel */
1428 /* Fill OFDM rate */
1429 for (rate_idx = IL_FIRST_OFDM_RATE, i = 0;
1430 rate_idx <= IL39_LAST_OFDM_RATE; rate_idx++, i++) {
1431
1432 txpower.power[i].tpc = ch_info->power_info[i].tpc;
1433 txpower.power[i].rate = il3945_rates[rate_idx].plcp;
1434
1435 D_POWER("ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
1436 le16_to_cpu(txpower.channel), txpower.band,
1437 txpower.power[i].tpc.tx_gain,
1438 txpower.power[i].tpc.dsp_atten, txpower.power[i].rate);
1439 }
1440 /* Fill CCK rates */
1441 for (rate_idx = IL_FIRST_CCK_RATE; rate_idx <= IL_LAST_CCK_RATE;
1442 rate_idx++, i++) {
1443 txpower.power[i].tpc = ch_info->power_info[i].tpc;
1444 txpower.power[i].rate = il3945_rates[rate_idx].plcp;
1445
1446 D_POWER("ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
1447 le16_to_cpu(txpower.channel), txpower.band,
1448 txpower.power[i].tpc.tx_gain,
1449 txpower.power[i].tpc.dsp_atten, txpower.power[i].rate);
1450 }
1451
1452 return il_send_cmd_pdu(il, C_TX_PWR_TBL,
1453 sizeof(struct il3945_txpowertable_cmd),
1454 &txpower);
1455
1456 }
1457
1458 /**
1459 * il3945_hw_reg_set_new_power - Configures power tables at new levels
1460 * @ch_info: Channel to update. Uses power_info.requested_power.
1461 *
1462 * Replace requested_power and base_power_idx ch_info fields for
1463 * one channel.
1464 *
1465 * Called if user or spectrum management changes power preferences.
1466 * Takes into account h/w and modulation limitations (clip power).
1467 *
1468 * This does *not* send anything to NIC, just sets up ch_info for one channel.
1469 *
1470 * NOTE: reg_compensate_for_temperature_dif() *must* be run after this to
1471 * properly fill out the scan powers, and actual h/w gain settings,
1472 * and send changes to NIC
1473 */
1474 static int
1475 il3945_hw_reg_set_new_power(struct il_priv *il, struct il_channel_info *ch_info)
1476 {
1477 struct il3945_channel_power_info *power_info;
1478 int power_changed = 0;
1479 int i;
1480 const s8 *clip_pwrs;
1481 int power;
1482
1483 /* Get this chnlgrp's rate-to-max/clip-powers table */
1484 clip_pwrs = il->_3945.clip_groups[ch_info->group_idx].clip_powers;
1485
1486 /* Get this channel's rate-to-current-power settings table */
1487 power_info = ch_info->power_info;
1488
1489 /* update OFDM Txpower settings */
1490 for (i = RATE_6M_IDX_TBL; i <= RATE_54M_IDX_TBL; i++, ++power_info) {
1491 int delta_idx;
1492
1493 /* limit new power to be no more than h/w capability */
1494 power = min(ch_info->curr_txpow, clip_pwrs[i]);
1495 if (power == power_info->requested_power)
1496 continue;
1497
1498 /* find difference between old and new requested powers,
1499 * update base (non-temp-compensated) power idx */
1500 delta_idx = (power - power_info->requested_power) * 2;
1501 power_info->base_power_idx -= delta_idx;
1502
1503 /* save new requested power value */
1504 power_info->requested_power = power;
1505
1506 power_changed = 1;
1507 }
1508
1509 /* update CCK Txpower settings, based on OFDM 12M setting ...
1510 * ... all CCK power settings for a given channel are the *same*. */
1511 if (power_changed) {
1512 power =
1513 ch_info->power_info[RATE_12M_IDX_TBL].requested_power +
1514 IL_CCK_FROM_OFDM_POWER_DIFF;
1515
1516 /* do all CCK rates' il3945_channel_power_info structures */
1517 for (i = RATE_1M_IDX_TBL; i <= RATE_11M_IDX_TBL; i++) {
1518 power_info->requested_power = power;
1519 power_info->base_power_idx =
1520 ch_info->power_info[RATE_12M_IDX_TBL].
1521 base_power_idx + IL_CCK_FROM_OFDM_IDX_DIFF;
1522 ++power_info;
1523 }
1524 }
1525
1526 return 0;
1527 }
1528
1529 /**
1530 * il3945_hw_reg_get_ch_txpower_limit - returns new power limit for channel
1531 *
1532 * NOTE: Returned power limit may be less (but not more) than requested,
1533 * based strictly on regulatory (eeprom and spectrum mgt) limitations
1534 * (no consideration for h/w clipping limitations).
1535 */
1536 static int
1537 il3945_hw_reg_get_ch_txpower_limit(struct il_channel_info *ch_info)
1538 {
1539 s8 max_power;
1540
1541 #if 0
1542 /* if we're using TGd limits, use lower of TGd or EEPROM */
1543 if (ch_info->tgd_data.max_power != 0)
1544 max_power =
1545 min(ch_info->tgd_data.max_power,
1546 ch_info->eeprom.max_power_avg);
1547
1548 /* else just use EEPROM limits */
1549 else
1550 #endif
1551 max_power = ch_info->eeprom.max_power_avg;
1552
1553 return min(max_power, ch_info->max_power_avg);
1554 }
1555
1556 /**
1557 * il3945_hw_reg_comp_txpower_temp - Compensate for temperature
1558 *
1559 * Compensate txpower settings of *all* channels for temperature.
1560 * This only accounts for the difference between current temperature
1561 * and the factory calibration temperatures, and bases the new settings
1562 * on the channel's base_power_idx.
1563 *
1564 * If RxOn is "associated", this sends the new Txpower to NIC!
1565 */
1566 static int
1567 il3945_hw_reg_comp_txpower_temp(struct il_priv *il)
1568 {
1569 struct il_channel_info *ch_info = NULL;
1570 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
1571 int delta_idx;
1572 const s8 *clip_pwrs; /* array of h/w max power levels for each rate */
1573 u8 a_band;
1574 u8 rate_idx;
1575 u8 scan_tbl_idx;
1576 u8 i;
1577 int ref_temp;
1578 int temperature = il->temperature;
1579
1580 if (il->disable_tx_power_cal || test_bit(S_SCANNING, &il->status)) {
1581 /* do not perform tx power calibration */
1582 return 0;
1583 }
1584 /* set up new Tx power info for each and every channel, 2.4 and 5.x */
1585 for (i = 0; i < il->channel_count; i++) {
1586 ch_info = &il->channel_info[i];
1587 a_band = il_is_channel_a_band(ch_info);
1588
1589 /* Get this chnlgrp's factory calibration temperature */
1590 ref_temp = (s16) eeprom->groups[ch_info->group_idx].temperature;
1591
1592 /* get power idx adjustment based on current and factory
1593 * temps */
1594 delta_idx =
1595 il3945_hw_reg_adjust_power_by_temp(temperature, ref_temp);
1596
1597 /* set tx power value for all rates, OFDM and CCK */
1598 for (rate_idx = 0; rate_idx < RATE_COUNT_3945; rate_idx++) {
1599 int power_idx =
1600 ch_info->power_info[rate_idx].base_power_idx;
1601
1602 /* temperature compensate */
1603 power_idx += delta_idx;
1604
1605 /* stay within table range */
1606 power_idx = il3945_hw_reg_fix_power_idx(power_idx);
1607 ch_info->power_info[rate_idx].power_table_idx =
1608 (u8) power_idx;
1609 ch_info->power_info[rate_idx].tpc =
1610 power_gain_table[a_band][power_idx];
1611 }
1612
1613 /* Get this chnlgrp's rate-to-max/clip-powers table */
1614 clip_pwrs =
1615 il->_3945.clip_groups[ch_info->group_idx].clip_powers;
1616
1617 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
1618 for (scan_tbl_idx = 0; scan_tbl_idx < IL_NUM_SCAN_RATES;
1619 scan_tbl_idx++) {
1620 s32 actual_idx =
1621 (scan_tbl_idx ==
1622 0) ? RATE_1M_IDX_TBL : RATE_6M_IDX_TBL;
1623 il3945_hw_reg_set_scan_power(il, scan_tbl_idx,
1624 actual_idx, clip_pwrs,
1625 ch_info, a_band);
1626 }
1627 }
1628
1629 /* send Txpower command for current channel to ucode */
1630 return il->ops->send_tx_power(il);
1631 }
1632
1633 int
1634 il3945_hw_reg_set_txpower(struct il_priv *il, s8 power)
1635 {
1636 struct il_channel_info *ch_info;
1637 s8 max_power;
1638 u8 a_band;
1639 u8 i;
1640
1641 if (il->tx_power_user_lmt == power) {
1642 D_POWER("Requested Tx power same as current " "limit: %ddBm.\n",
1643 power);
1644 return 0;
1645 }
1646
1647 D_POWER("Setting upper limit clamp to %ddBm.\n", power);
1648 il->tx_power_user_lmt = power;
1649
1650 /* set up new Tx powers for each and every channel, 2.4 and 5.x */
1651
1652 for (i = 0; i < il->channel_count; i++) {
1653 ch_info = &il->channel_info[i];
1654 a_band = il_is_channel_a_band(ch_info);
1655
1656 /* find minimum power of all user and regulatory constraints
1657 * (does not consider h/w clipping limitations) */
1658 max_power = il3945_hw_reg_get_ch_txpower_limit(ch_info);
1659 max_power = min(power, max_power);
1660 if (max_power != ch_info->curr_txpow) {
1661 ch_info->curr_txpow = max_power;
1662
1663 /* this considers the h/w clipping limitations */
1664 il3945_hw_reg_set_new_power(il, ch_info);
1665 }
1666 }
1667
1668 /* update txpower settings for all channels,
1669 * send to NIC if associated. */
1670 il3945_is_temp_calib_needed(il);
1671 il3945_hw_reg_comp_txpower_temp(il);
1672
1673 return 0;
1674 }
1675
1676 static int
1677 il3945_send_rxon_assoc(struct il_priv *il)
1678 {
1679 int rc = 0;
1680 struct il_rx_pkt *pkt;
1681 struct il3945_rxon_assoc_cmd rxon_assoc;
1682 struct il_host_cmd cmd = {
1683 .id = C_RXON_ASSOC,
1684 .len = sizeof(rxon_assoc),
1685 .flags = CMD_WANT_SKB,
1686 .data = &rxon_assoc,
1687 };
1688 const struct il_rxon_cmd *rxon1 = &il->staging;
1689 const struct il_rxon_cmd *rxon2 = &il->active;
1690
1691 if (rxon1->flags == rxon2->flags &&
1692 rxon1->filter_flags == rxon2->filter_flags &&
1693 rxon1->cck_basic_rates == rxon2->cck_basic_rates &&
1694 rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates) {
1695 D_INFO("Using current RXON_ASSOC. Not resending.\n");
1696 return 0;
1697 }
1698
1699 rxon_assoc.flags = il->staging.flags;
1700 rxon_assoc.filter_flags = il->staging.filter_flags;
1701 rxon_assoc.ofdm_basic_rates = il->staging.ofdm_basic_rates;
1702 rxon_assoc.cck_basic_rates = il->staging.cck_basic_rates;
1703 rxon_assoc.reserved = 0;
1704
1705 rc = il_send_cmd_sync(il, &cmd);
1706 if (rc)
1707 return rc;
1708
1709 pkt = (struct il_rx_pkt *)cmd.reply_page;
1710 if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
1711 IL_ERR("Bad return from C_RXON_ASSOC command\n");
1712 rc = -EIO;
1713 }
1714
1715 il_free_pages(il, cmd.reply_page);
1716
1717 return rc;
1718 }
1719
1720 /**
1721 * il3945_commit_rxon - commit staging_rxon to hardware
1722 *
1723 * The RXON command in staging_rxon is committed to the hardware and
1724 * the active_rxon structure is updated with the new data. This
1725 * function correctly transitions out of the RXON_ASSOC_MSK state if
1726 * a HW tune is required based on the RXON structure changes.
1727 */
1728 int
1729 il3945_commit_rxon(struct il_priv *il)
1730 {
1731 /* cast away the const for active_rxon in this function */
1732 struct il3945_rxon_cmd *active_rxon = (void *)&il->active;
1733 struct il3945_rxon_cmd *staging_rxon = (void *)&il->staging;
1734 int rc = 0;
1735 bool new_assoc = !!(staging_rxon->filter_flags & RXON_FILTER_ASSOC_MSK);
1736
1737 if (test_bit(S_EXIT_PENDING, &il->status))
1738 return -EINVAL;
1739
1740 if (!il_is_alive(il))
1741 return -1;
1742
1743 /* always get timestamp with Rx frame */
1744 staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
1745
1746 /* select antenna */
1747 staging_rxon->flags &= ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1748 staging_rxon->flags |= il3945_get_antenna_flags(il);
1749
1750 rc = il_check_rxon_cmd(il);
1751 if (rc) {
1752 IL_ERR("Invalid RXON configuration. Not committing.\n");
1753 return -EINVAL;
1754 }
1755
1756 /* If we don't need to send a full RXON, we can use
1757 * il3945_rxon_assoc_cmd which is used to reconfigure filter
1758 * and other flags for the current radio configuration. */
1759 if (!il_full_rxon_required(il)) {
1760 rc = il_send_rxon_assoc(il);
1761 if (rc) {
1762 IL_ERR("Error setting RXON_ASSOC "
1763 "configuration (%d).\n", rc);
1764 return rc;
1765 }
1766
1767 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1768 /*
1769 * We do not commit tx power settings while channel changing,
1770 * do it now if tx power changed.
1771 */
1772 il_set_tx_power(il, il->tx_power_next, false);
1773 return 0;
1774 }
1775
1776 /* If we are currently associated and the new config requires
1777 * an RXON_ASSOC and the new config wants the associated mask enabled,
1778 * we must clear the associated from the active configuration
1779 * before we apply the new config */
1780 if (il_is_associated(il) && new_assoc) {
1781 D_INFO("Toggling associated bit on current RXON\n");
1782 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1783
1784 /*
1785 * reserved4 and 5 could have been filled by the iwlcore code.
1786 * Let's clear them before pushing to the 3945.
1787 */
1788 active_rxon->reserved4 = 0;
1789 active_rxon->reserved5 = 0;
1790 rc = il_send_cmd_pdu(il, C_RXON, sizeof(struct il3945_rxon_cmd),
1791 &il->active);
1792
1793 /* If the mask clearing failed then we set
1794 * active_rxon back to what it was previously */
1795 if (rc) {
1796 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1797 IL_ERR("Error clearing ASSOC_MSK on current "
1798 "configuration (%d).\n", rc);
1799 return rc;
1800 }
1801 il_clear_ucode_stations(il);
1802 il_restore_stations(il);
1803 }
1804
1805 D_INFO("Sending RXON\n" "* with%s RXON_FILTER_ASSOC_MSK\n"
1806 "* channel = %d\n" "* bssid = %pM\n", (new_assoc ? "" : "out"),
1807 le16_to_cpu(staging_rxon->channel), staging_rxon->bssid_addr);
1808
1809 /*
1810 * reserved4 and 5 could have been filled by the iwlcore code.
1811 * Let's clear them before pushing to the 3945.
1812 */
1813 staging_rxon->reserved4 = 0;
1814 staging_rxon->reserved5 = 0;
1815
1816 il_set_rxon_hwcrypto(il, !il3945_mod_params.sw_crypto);
1817
1818 /* Apply the new configuration */
1819 rc = il_send_cmd_pdu(il, C_RXON, sizeof(struct il3945_rxon_cmd),
1820 staging_rxon);
1821 if (rc) {
1822 IL_ERR("Error setting new configuration (%d).\n", rc);
1823 return rc;
1824 }
1825
1826 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1827
1828 if (!new_assoc) {
1829 il_clear_ucode_stations(il);
1830 il_restore_stations(il);
1831 }
1832
1833 /* If we issue a new RXON command which required a tune then we must
1834 * send a new TXPOWER command or we won't be able to Tx any frames */
1835 rc = il_set_tx_power(il, il->tx_power_next, true);
1836 if (rc) {
1837 IL_ERR("Error setting Tx power (%d).\n", rc);
1838 return rc;
1839 }
1840
1841 /* Init the hardware's rate fallback order based on the band */
1842 rc = il3945_init_hw_rate_table(il);
1843 if (rc) {
1844 IL_ERR("Error setting HW rate table: %02X\n", rc);
1845 return -EIO;
1846 }
1847
1848 return 0;
1849 }
1850
1851 /**
1852 * il3945_reg_txpower_periodic - called when time to check our temperature.
1853 *
1854 * -- reset periodic timer
1855 * -- see if temp has changed enough to warrant re-calibration ... if so:
1856 * -- correct coeffs for temp (can reset temp timer)
1857 * -- save this temp as "last",
1858 * -- send new set of gain settings to NIC
1859 * NOTE: This should continue working, even when we're not associated,
1860 * so we can keep our internal table of scan powers current. */
1861 void
1862 il3945_reg_txpower_periodic(struct il_priv *il)
1863 {
1864 /* This will kick in the "brute force"
1865 * il3945_hw_reg_comp_txpower_temp() below */
1866 if (!il3945_is_temp_calib_needed(il))
1867 goto reschedule;
1868
1869 /* Set up a new set of temp-adjusted TxPowers, send to NIC.
1870 * This is based *only* on current temperature,
1871 * ignoring any previous power measurements */
1872 il3945_hw_reg_comp_txpower_temp(il);
1873
1874 reschedule:
1875 queue_delayed_work(il->workqueue, &il->_3945.thermal_periodic,
1876 REG_RECALIB_PERIOD * HZ);
1877 }
1878
1879 static void
1880 il3945_bg_reg_txpower_periodic(struct work_struct *work)
1881 {
1882 struct il_priv *il = container_of(work, struct il_priv,
1883 _3945.thermal_periodic.work);
1884
1885 mutex_lock(&il->mutex);
1886 if (test_bit(S_EXIT_PENDING, &il->status) || il->txq == NULL)
1887 goto out;
1888
1889 il3945_reg_txpower_periodic(il);
1890 out:
1891 mutex_unlock(&il->mutex);
1892 }
1893
1894 /**
1895 * il3945_hw_reg_get_ch_grp_idx - find the channel-group idx (0-4) for channel.
1896 *
1897 * This function is used when initializing channel-info structs.
1898 *
1899 * NOTE: These channel groups do *NOT* match the bands above!
1900 * These channel groups are based on factory-tested channels;
1901 * on A-band, EEPROM's "group frequency" entries represent the top
1902 * channel in each group 1-4. Group 5 All B/G channels are in group 0.
1903 */
1904 static u16
1905 il3945_hw_reg_get_ch_grp_idx(struct il_priv *il,
1906 const struct il_channel_info *ch_info)
1907 {
1908 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
1909 struct il3945_eeprom_txpower_group *ch_grp = &eeprom->groups[0];
1910 u8 group;
1911 u16 group_idx = 0; /* based on factory calib frequencies */
1912 u8 grp_channel;
1913
1914 /* Find the group idx for the channel ... don't use idx 1(?) */
1915 if (il_is_channel_a_band(ch_info)) {
1916 for (group = 1; group < 5; group++) {
1917 grp_channel = ch_grp[group].group_channel;
1918 if (ch_info->channel <= grp_channel) {
1919 group_idx = group;
1920 break;
1921 }
1922 }
1923 /* group 4 has a few channels *above* its factory cal freq */
1924 if (group == 5)
1925 group_idx = 4;
1926 } else
1927 group_idx = 0; /* 2.4 GHz, group 0 */
1928
1929 D_POWER("Chnl %d mapped to grp %d\n", ch_info->channel, group_idx);
1930 return group_idx;
1931 }
1932
1933 /**
1934 * il3945_hw_reg_get_matched_power_idx - Interpolate to get nominal idx
1935 *
1936 * Interpolate to get nominal (i.e. at factory calibration temperature) idx
1937 * into radio/DSP gain settings table for requested power.
1938 */
1939 static int
1940 il3945_hw_reg_get_matched_power_idx(struct il_priv *il, s8 requested_power,
1941 s32 setting_idx, s32 *new_idx)
1942 {
1943 const struct il3945_eeprom_txpower_group *chnl_grp = NULL;
1944 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
1945 s32 idx0, idx1;
1946 s32 power = 2 * requested_power;
1947 s32 i;
1948 const struct il3945_eeprom_txpower_sample *samples;
1949 s32 gains0, gains1;
1950 s32 res;
1951 s32 denominator;
1952
1953 chnl_grp = &eeprom->groups[setting_idx];
1954 samples = chnl_grp->samples;
1955 for (i = 0; i < 5; i++) {
1956 if (power == samples[i].power) {
1957 *new_idx = samples[i].gain_idx;
1958 return 0;
1959 }
1960 }
1961
1962 if (power > samples[1].power) {
1963 idx0 = 0;
1964 idx1 = 1;
1965 } else if (power > samples[2].power) {
1966 idx0 = 1;
1967 idx1 = 2;
1968 } else if (power > samples[3].power) {
1969 idx0 = 2;
1970 idx1 = 3;
1971 } else {
1972 idx0 = 3;
1973 idx1 = 4;
1974 }
1975
1976 denominator = (s32) samples[idx1].power - (s32) samples[idx0].power;
1977 if (denominator == 0)
1978 return -EINVAL;
1979 gains0 = (s32) samples[idx0].gain_idx * (1 << 19);
1980 gains1 = (s32) samples[idx1].gain_idx * (1 << 19);
1981 res =
1982 gains0 + (gains1 - gains0) * ((s32) power -
1983 (s32) samples[idx0].power) /
1984 denominator + (1 << 18);
1985 *new_idx = res >> 19;
1986 return 0;
1987 }
1988
1989 static void
1990 il3945_hw_reg_init_channel_groups(struct il_priv *il)
1991 {
1992 u32 i;
1993 s32 rate_idx;
1994 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
1995 const struct il3945_eeprom_txpower_group *group;
1996
1997 D_POWER("Initializing factory calib info from EEPROM\n");
1998
1999 for (i = 0; i < IL_NUM_TX_CALIB_GROUPS; i++) {
2000 s8 *clip_pwrs; /* table of power levels for each rate */
2001 s8 satur_pwr; /* saturation power for each chnl group */
2002 group = &eeprom->groups[i];
2003
2004 /* sanity check on factory saturation power value */
2005 if (group->saturation_power < 40) {
2006 IL_WARN("Error: saturation power is %d, "
2007 "less than minimum expected 40\n",
2008 group->saturation_power);
2009 return;
2010 }
2011
2012 /*
2013 * Derive requested power levels for each rate, based on
2014 * hardware capabilities (saturation power for band).
2015 * Basic value is 3dB down from saturation, with further
2016 * power reductions for highest 3 data rates. These
2017 * backoffs provide headroom for high rate modulation
2018 * power peaks, without too much distortion (clipping).
2019 */
2020 /* we'll fill in this array with h/w max power levels */
2021 clip_pwrs = (s8 *) il->_3945.clip_groups[i].clip_powers;
2022
2023 /* divide factory saturation power by 2 to find -3dB level */
2024 satur_pwr = (s8) (group->saturation_power >> 1);
2025
2026 /* fill in channel group's nominal powers for each rate */
2027 for (rate_idx = 0; rate_idx < RATE_COUNT_3945;
2028 rate_idx++, clip_pwrs++) {
2029 switch (rate_idx) {
2030 case RATE_36M_IDX_TBL:
2031 if (i == 0) /* B/G */
2032 *clip_pwrs = satur_pwr;
2033 else /* A */
2034 *clip_pwrs = satur_pwr - 5;
2035 break;
2036 case RATE_48M_IDX_TBL:
2037 if (i == 0)
2038 *clip_pwrs = satur_pwr - 7;
2039 else
2040 *clip_pwrs = satur_pwr - 10;
2041 break;
2042 case RATE_54M_IDX_TBL:
2043 if (i == 0)
2044 *clip_pwrs = satur_pwr - 9;
2045 else
2046 *clip_pwrs = satur_pwr - 12;
2047 break;
2048 default:
2049 *clip_pwrs = satur_pwr;
2050 break;
2051 }
2052 }
2053 }
2054 }
2055
2056 /**
2057 * il3945_txpower_set_from_eeprom - Set channel power info based on EEPROM
2058 *
2059 * Second pass (during init) to set up il->channel_info
2060 *
2061 * Set up Tx-power settings in our channel info database for each VALID
2062 * (for this geo/SKU) channel, at all Tx data rates, based on eeprom values
2063 * and current temperature.
2064 *
2065 * Since this is based on current temperature (at init time), these values may
2066 * not be valid for very long, but it gives us a starting/default point,
2067 * and allows us to active (i.e. using Tx) scan.
2068 *
2069 * This does *not* write values to NIC, just sets up our internal table.
2070 */
2071 int
2072 il3945_txpower_set_from_eeprom(struct il_priv *il)
2073 {
2074 struct il_channel_info *ch_info = NULL;
2075 struct il3945_channel_power_info *pwr_info;
2076 struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
2077 int delta_idx;
2078 u8 rate_idx;
2079 u8 scan_tbl_idx;
2080 const s8 *clip_pwrs; /* array of power levels for each rate */
2081 u8 gain, dsp_atten;
2082 s8 power;
2083 u8 pwr_idx, base_pwr_idx, a_band;
2084 u8 i;
2085 int temperature;
2086
2087 /* save temperature reference,
2088 * so we can determine next time to calibrate */
2089 temperature = il3945_hw_reg_txpower_get_temperature(il);
2090 il->last_temperature = temperature;
2091
2092 il3945_hw_reg_init_channel_groups(il);
2093
2094 /* initialize Tx power info for each and every channel, 2.4 and 5.x */
2095 for (i = 0, ch_info = il->channel_info; i < il->channel_count;
2096 i++, ch_info++) {
2097 a_band = il_is_channel_a_band(ch_info);
2098 if (!il_is_channel_valid(ch_info))
2099 continue;
2100
2101 /* find this channel's channel group (*not* "band") idx */
2102 ch_info->group_idx = il3945_hw_reg_get_ch_grp_idx(il, ch_info);
2103
2104 /* Get this chnlgrp's rate->max/clip-powers table */
2105 clip_pwrs =
2106 il->_3945.clip_groups[ch_info->group_idx].clip_powers;
2107
2108 /* calculate power idx *adjustment* value according to
2109 * diff between current temperature and factory temperature */
2110 delta_idx =
2111 il3945_hw_reg_adjust_power_by_temp(temperature,
2112 eeprom->groups[ch_info->
2113 group_idx].
2114 temperature);
2115
2116 D_POWER("Delta idx for channel %d: %d [%d]\n", ch_info->channel,
2117 delta_idx, temperature + IL_TEMP_CONVERT);
2118
2119 /* set tx power value for all OFDM rates */
2120 for (rate_idx = 0; rate_idx < IL_OFDM_RATES; rate_idx++) {
2121 s32 uninitialized_var(power_idx);
2122 int rc;
2123
2124 /* use channel group's clip-power table,
2125 * but don't exceed channel's max power */
2126 s8 pwr = min(ch_info->max_power_avg,
2127 clip_pwrs[rate_idx]);
2128
2129 pwr_info = &ch_info->power_info[rate_idx];
2130
2131 /* get base (i.e. at factory-measured temperature)
2132 * power table idx for this rate's power */
2133 rc = il3945_hw_reg_get_matched_power_idx(il, pwr,
2134 ch_info->
2135 group_idx,
2136 &power_idx);
2137 if (rc) {
2138 IL_ERR("Invalid power idx\n");
2139 return rc;
2140 }
2141 pwr_info->base_power_idx = (u8) power_idx;
2142
2143 /* temperature compensate */
2144 power_idx += delta_idx;
2145
2146 /* stay within range of gain table */
2147 power_idx = il3945_hw_reg_fix_power_idx(power_idx);
2148
2149 /* fill 1 OFDM rate's il3945_channel_power_info struct */
2150 pwr_info->requested_power = pwr;
2151 pwr_info->power_table_idx = (u8) power_idx;
2152 pwr_info->tpc.tx_gain =
2153 power_gain_table[a_band][power_idx].tx_gain;
2154 pwr_info->tpc.dsp_atten =
2155 power_gain_table[a_band][power_idx].dsp_atten;
2156 }
2157
2158 /* set tx power for CCK rates, based on OFDM 12 Mbit settings */
2159 pwr_info = &ch_info->power_info[RATE_12M_IDX_TBL];
2160 power = pwr_info->requested_power + IL_CCK_FROM_OFDM_POWER_DIFF;
2161 pwr_idx = pwr_info->power_table_idx + IL_CCK_FROM_OFDM_IDX_DIFF;
2162 base_pwr_idx =
2163 pwr_info->base_power_idx + IL_CCK_FROM_OFDM_IDX_DIFF;
2164
2165 /* stay within table range */
2166 pwr_idx = il3945_hw_reg_fix_power_idx(pwr_idx);
2167 gain = power_gain_table[a_band][pwr_idx].tx_gain;
2168 dsp_atten = power_gain_table[a_band][pwr_idx].dsp_atten;
2169
2170 /* fill each CCK rate's il3945_channel_power_info structure
2171 * NOTE: All CCK-rate Txpwrs are the same for a given chnl!
2172 * NOTE: CCK rates start at end of OFDM rates! */
2173 for (rate_idx = 0; rate_idx < IL_CCK_RATES; rate_idx++) {
2174 pwr_info =
2175 &ch_info->power_info[rate_idx + IL_OFDM_RATES];
2176 pwr_info->requested_power = power;
2177 pwr_info->power_table_idx = pwr_idx;
2178 pwr_info->base_power_idx = base_pwr_idx;
2179 pwr_info->tpc.tx_gain = gain;
2180 pwr_info->tpc.dsp_atten = dsp_atten;
2181 }
2182
2183 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
2184 for (scan_tbl_idx = 0; scan_tbl_idx < IL_NUM_SCAN_RATES;
2185 scan_tbl_idx++) {
2186 s32 actual_idx =
2187 (scan_tbl_idx ==
2188 0) ? RATE_1M_IDX_TBL : RATE_6M_IDX_TBL;
2189 il3945_hw_reg_set_scan_power(il, scan_tbl_idx,
2190 actual_idx, clip_pwrs,
2191 ch_info, a_band);
2192 }
2193 }
2194
2195 return 0;
2196 }
2197
2198 int
2199 il3945_hw_rxq_stop(struct il_priv *il)
2200 {
2201 int ret;
2202
2203 _il_wr(il, FH39_RCSR_CONFIG(0), 0);
2204 ret = _il_poll_bit(il, FH39_RSSR_STATUS,
2205 FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE,
2206 FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE,
2207 1000);
2208 if (ret < 0)
2209 IL_ERR("Can't stop Rx DMA.\n");
2210
2211 return 0;
2212 }
2213
2214 int
2215 il3945_hw_tx_queue_init(struct il_priv *il, struct il_tx_queue *txq)
2216 {
2217 int txq_id = txq->q.id;
2218
2219 struct il3945_shared *shared_data = il->_3945.shared_virt;
2220
2221 shared_data->tx_base_ptr[txq_id] = cpu_to_le32((u32) txq->q.dma_addr);
2222
2223 il_wr(il, FH39_CBCC_CTRL(txq_id), 0);
2224 il_wr(il, FH39_CBCC_BASE(txq_id), 0);
2225
2226 il_wr(il, FH39_TCSR_CONFIG(txq_id),
2227 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT |
2228 FH39_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF |
2229 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD |
2230 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL |
2231 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE);
2232
2233 /* fake read to flush all prev. writes */
2234 _il_rd(il, FH39_TSSR_CBB_BASE);
2235
2236 return 0;
2237 }
2238
2239 /*
2240 * HCMD utils
2241 */
2242 static u16
2243 il3945_get_hcmd_size(u8 cmd_id, u16 len)
2244 {
2245 switch (cmd_id) {
2246 case C_RXON:
2247 return sizeof(struct il3945_rxon_cmd);
2248 case C_POWER_TBL:
2249 return sizeof(struct il3945_powertable_cmd);
2250 default:
2251 return len;
2252 }
2253 }
2254
2255 static u16
2256 il3945_build_addsta_hcmd(const struct il_addsta_cmd *cmd, u8 * data)
2257 {
2258 struct il3945_addsta_cmd *addsta = (struct il3945_addsta_cmd *)data;
2259 addsta->mode = cmd->mode;
2260 memcpy(&addsta->sta, &cmd->sta, sizeof(struct sta_id_modify));
2261 memcpy(&addsta->key, &cmd->key, sizeof(struct il4965_keyinfo));
2262 addsta->station_flags = cmd->station_flags;
2263 addsta->station_flags_msk = cmd->station_flags_msk;
2264 addsta->tid_disable_tx = cpu_to_le16(0);
2265 addsta->rate_n_flags = cmd->rate_n_flags;
2266 addsta->add_immediate_ba_tid = cmd->add_immediate_ba_tid;
2267 addsta->remove_immediate_ba_tid = cmd->remove_immediate_ba_tid;
2268 addsta->add_immediate_ba_ssn = cmd->add_immediate_ba_ssn;
2269
2270 return (u16) sizeof(struct il3945_addsta_cmd);
2271 }
2272
2273 static int
2274 il3945_add_bssid_station(struct il_priv *il, const u8 * addr, u8 * sta_id_r)
2275 {
2276 int ret;
2277 u8 sta_id;
2278 unsigned long flags;
2279
2280 if (sta_id_r)
2281 *sta_id_r = IL_INVALID_STATION;
2282
2283 ret = il_add_station_common(il, addr, 0, NULL, &sta_id);
2284 if (ret) {
2285 IL_ERR("Unable to add station %pM\n", addr);
2286 return ret;
2287 }
2288
2289 if (sta_id_r)
2290 *sta_id_r = sta_id;
2291
2292 spin_lock_irqsave(&il->sta_lock, flags);
2293 il->stations[sta_id].used |= IL_STA_LOCAL;
2294 spin_unlock_irqrestore(&il->sta_lock, flags);
2295
2296 return 0;
2297 }
2298
2299 static int
2300 il3945_manage_ibss_station(struct il_priv *il, struct ieee80211_vif *vif,
2301 bool add)
2302 {
2303 struct il_vif_priv *vif_priv = (void *)vif->drv_priv;
2304 int ret;
2305
2306 if (add) {
2307 ret =
2308 il3945_add_bssid_station(il, vif->bss_conf.bssid,
2309 &vif_priv->ibss_bssid_sta_id);
2310 if (ret)
2311 return ret;
2312
2313 il3945_sync_sta(il, vif_priv->ibss_bssid_sta_id,
2314 (il->band ==
2315 IEEE80211_BAND_5GHZ) ? RATE_6M_PLCP :
2316 RATE_1M_PLCP);
2317 il3945_rate_scale_init(il->hw, vif_priv->ibss_bssid_sta_id);
2318
2319 return 0;
2320 }
2321
2322 return il_remove_station(il, vif_priv->ibss_bssid_sta_id,
2323 vif->bss_conf.bssid);
2324 }
2325
2326 /**
2327 * il3945_init_hw_rate_table - Initialize the hardware rate fallback table
2328 */
2329 int
2330 il3945_init_hw_rate_table(struct il_priv *il)
2331 {
2332 int rc, i, idx, prev_idx;
2333 struct il3945_rate_scaling_cmd rate_cmd = {
2334 .reserved = {0, 0, 0},
2335 };
2336 struct il3945_rate_scaling_info *table = rate_cmd.table;
2337
2338 for (i = 0; i < ARRAY_SIZE(il3945_rates); i++) {
2339 idx = il3945_rates[i].table_rs_idx;
2340
2341 table[idx].rate_n_flags = cpu_to_le16(il3945_rates[i].plcp);
2342 table[idx].try_cnt = il->retry_rate;
2343 prev_idx = il3945_get_prev_ieee_rate(i);
2344 table[idx].next_rate_idx = il3945_rates[prev_idx].table_rs_idx;
2345 }
2346
2347 switch (il->band) {
2348 case IEEE80211_BAND_5GHZ:
2349 D_RATE("Select A mode rate scale\n");
2350 /* If one of the following CCK rates is used,
2351 * have it fall back to the 6M OFDM rate */
2352 for (i = RATE_1M_IDX_TBL; i <= RATE_11M_IDX_TBL; i++)
2353 table[i].next_rate_idx =
2354 il3945_rates[IL_FIRST_OFDM_RATE].table_rs_idx;
2355
2356 /* Don't fall back to CCK rates */
2357 table[RATE_12M_IDX_TBL].next_rate_idx = RATE_9M_IDX_TBL;
2358
2359 /* Don't drop out of OFDM rates */
2360 table[RATE_6M_IDX_TBL].next_rate_idx =
2361 il3945_rates[IL_FIRST_OFDM_RATE].table_rs_idx;
2362 break;
2363
2364 case IEEE80211_BAND_2GHZ:
2365 D_RATE("Select B/G mode rate scale\n");
2366 /* If an OFDM rate is used, have it fall back to the
2367 * 1M CCK rates */
2368
2369 if (!(il->_3945.sta_supp_rates & IL_OFDM_RATES_MASK) &&
2370 il_is_associated(il)) {
2371
2372 idx = IL_FIRST_CCK_RATE;
2373 for (i = RATE_6M_IDX_TBL; i <= RATE_54M_IDX_TBL; i++)
2374 table[i].next_rate_idx =
2375 il3945_rates[idx].table_rs_idx;
2376
2377 idx = RATE_11M_IDX_TBL;
2378 /* CCK shouldn't fall back to OFDM... */
2379 table[idx].next_rate_idx = RATE_5M_IDX_TBL;
2380 }
2381 break;
2382
2383 default:
2384 WARN_ON(1);
2385 break;
2386 }
2387
2388 /* Update the rate scaling for control frame Tx */
2389 rate_cmd.table_id = 0;
2390 rc = il_send_cmd_pdu(il, C_RATE_SCALE, sizeof(rate_cmd), &rate_cmd);
2391 if (rc)
2392 return rc;
2393
2394 /* Update the rate scaling for data frame Tx */
2395 rate_cmd.table_id = 1;
2396 return il_send_cmd_pdu(il, C_RATE_SCALE, sizeof(rate_cmd), &rate_cmd);
2397 }
2398
2399 /* Called when initializing driver */
2400 int
2401 il3945_hw_set_hw_params(struct il_priv *il)
2402 {
2403 memset((void *)&il->hw_params, 0, sizeof(struct il_hw_params));
2404
2405 il->_3945.shared_virt =
2406 dma_alloc_coherent(&il->pci_dev->dev, sizeof(struct il3945_shared),
2407 &il->_3945.shared_phys, GFP_KERNEL);
2408 if (!il->_3945.shared_virt)
2409 return -ENOMEM;
2410
2411 il->hw_params.bcast_id = IL3945_BROADCAST_ID;
2412
2413 /* Assign number of Usable TX queues */
2414 il->hw_params.max_txq_num = il->cfg->num_of_queues;
2415
2416 il->hw_params.tfd_size = sizeof(struct il3945_tfd);
2417 il->hw_params.rx_page_order = get_order(IL_RX_BUF_SIZE_3K);
2418 il->hw_params.max_rxq_size = RX_QUEUE_SIZE;
2419 il->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
2420 il->hw_params.max_stations = IL3945_STATION_COUNT;
2421
2422 il->sta_key_max_num = STA_KEY_MAX_NUM;
2423
2424 il->hw_params.rx_wrt_ptr_reg = FH39_RSCSR_CHNL0_WPTR;
2425 il->hw_params.max_beacon_itrvl = IL39_MAX_UCODE_BEACON_INTERVAL;
2426 il->hw_params.beacon_time_tsf_bits = IL3945_EXT_BEACON_TIME_POS;
2427
2428 return 0;
2429 }
2430
2431 unsigned int
2432 il3945_hw_get_beacon_cmd(struct il_priv *il, struct il3945_frame *frame,
2433 u8 rate)
2434 {
2435 struct il3945_tx_beacon_cmd *tx_beacon_cmd;
2436 unsigned int frame_size;
2437
2438 tx_beacon_cmd = (struct il3945_tx_beacon_cmd *)&frame->u;
2439 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
2440
2441 tx_beacon_cmd->tx.sta_id = il->hw_params.bcast_id;
2442 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2443
2444 frame_size =
2445 il3945_fill_beacon_frame(il, tx_beacon_cmd->frame,
2446 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
2447
2448 BUG_ON(frame_size > MAX_MPDU_SIZE);
2449 tx_beacon_cmd->tx.len = cpu_to_le16((u16) frame_size);
2450
2451 tx_beacon_cmd->tx.rate = rate;
2452 tx_beacon_cmd->tx.tx_flags =
2453 (TX_CMD_FLG_SEQ_CTL_MSK | TX_CMD_FLG_TSF_MSK);
2454
2455 /* supp_rates[0] == OFDM start at IL_FIRST_OFDM_RATE */
2456 tx_beacon_cmd->tx.supp_rates[0] =
2457 (IL_OFDM_BASIC_RATES_MASK >> IL_FIRST_OFDM_RATE) & 0xFF;
2458
2459 tx_beacon_cmd->tx.supp_rates[1] = (IL_CCK_BASIC_RATES_MASK & 0xF);
2460
2461 return sizeof(struct il3945_tx_beacon_cmd) + frame_size;
2462 }
2463
2464 void
2465 il3945_hw_handler_setup(struct il_priv *il)
2466 {
2467 il->handlers[C_TX] = il3945_hdl_tx;
2468 il->handlers[N_3945_RX] = il3945_hdl_rx;
2469 }
2470
2471 void
2472 il3945_hw_setup_deferred_work(struct il_priv *il)
2473 {
2474 INIT_DELAYED_WORK(&il->_3945.thermal_periodic,
2475 il3945_bg_reg_txpower_periodic);
2476 }
2477
2478 void
2479 il3945_hw_cancel_deferred_work(struct il_priv *il)
2480 {
2481 cancel_delayed_work(&il->_3945.thermal_periodic);
2482 }
2483
2484 /* check contents of special bootstrap uCode SRAM */
2485 static int
2486 il3945_verify_bsm(struct il_priv *il)
2487 {
2488 __le32 *image = il->ucode_boot.v_addr;
2489 u32 len = il->ucode_boot.len;
2490 u32 reg;
2491 u32 val;
2492
2493 D_INFO("Begin verify bsm\n");
2494
2495 /* verify BSM SRAM contents */
2496 val = il_rd_prph(il, BSM_WR_DWCOUNT_REG);
2497 for (reg = BSM_SRAM_LOWER_BOUND; reg < BSM_SRAM_LOWER_BOUND + len;
2498 reg += sizeof(u32), image++) {
2499 val = il_rd_prph(il, reg);
2500 if (val != le32_to_cpu(*image)) {
2501 IL_ERR("BSM uCode verification failed at "
2502 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
2503 BSM_SRAM_LOWER_BOUND, reg - BSM_SRAM_LOWER_BOUND,
2504 len, val, le32_to_cpu(*image));
2505 return -EIO;
2506 }
2507 }
2508
2509 D_INFO("BSM bootstrap uCode image OK\n");
2510
2511 return 0;
2512 }
2513
2514 /******************************************************************************
2515 *
2516 * EEPROM related functions
2517 *
2518 ******************************************************************************/
2519
2520 /*
2521 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
2522 * embedded controller) as EEPROM reader; each read is a series of pulses
2523 * to/from the EEPROM chip, not a single event, so even reads could conflict
2524 * if they weren't arbitrated by some ownership mechanism. Here, the driver
2525 * simply claims ownership, which should be safe when this function is called
2526 * (i.e. before loading uCode!).
2527 */
2528 static int
2529 il3945_eeprom_acquire_semaphore(struct il_priv *il)
2530 {
2531 _il_clear_bit(il, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
2532 return 0;
2533 }
2534
2535 static void
2536 il3945_eeprom_release_semaphore(struct il_priv *il)
2537 {
2538 return;
2539 }
2540
2541 /**
2542 * il3945_load_bsm - Load bootstrap instructions
2543 *
2544 * BSM operation:
2545 *
2546 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
2547 * in special SRAM that does not power down during RFKILL. When powering back
2548 * up after power-saving sleeps (or during initial uCode load), the BSM loads
2549 * the bootstrap program into the on-board processor, and starts it.
2550 *
2551 * The bootstrap program loads (via DMA) instructions and data for a new
2552 * program from host DRAM locations indicated by the host driver in the
2553 * BSM_DRAM_* registers. Once the new program is loaded, it starts
2554 * automatically.
2555 *
2556 * When initializing the NIC, the host driver points the BSM to the
2557 * "initialize" uCode image. This uCode sets up some internal data, then
2558 * notifies host via "initialize alive" that it is complete.
2559 *
2560 * The host then replaces the BSM_DRAM_* pointer values to point to the
2561 * normal runtime uCode instructions and a backup uCode data cache buffer
2562 * (filled initially with starting data values for the on-board processor),
2563 * then triggers the "initialize" uCode to load and launch the runtime uCode,
2564 * which begins normal operation.
2565 *
2566 * When doing a power-save shutdown, runtime uCode saves data SRAM into
2567 * the backup data cache in DRAM before SRAM is powered down.
2568 *
2569 * When powering back up, the BSM loads the bootstrap program. This reloads
2570 * the runtime uCode instructions and the backup data cache into SRAM,
2571 * and re-launches the runtime uCode from where it left off.
2572 */
2573 static int
2574 il3945_load_bsm(struct il_priv *il)
2575 {
2576 __le32 *image = il->ucode_boot.v_addr;
2577 u32 len = il->ucode_boot.len;
2578 dma_addr_t pinst;
2579 dma_addr_t pdata;
2580 u32 inst_len;
2581 u32 data_len;
2582 int rc;
2583 int i;
2584 u32 done;
2585 u32 reg_offset;
2586
2587 D_INFO("Begin load bsm\n");
2588
2589 /* make sure bootstrap program is no larger than BSM's SRAM size */
2590 if (len > IL39_MAX_BSM_SIZE)
2591 return -EINVAL;
2592
2593 /* Tell bootstrap uCode where to find the "Initialize" uCode
2594 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
2595 * NOTE: il3945_initialize_alive_start() will replace these values,
2596 * after the "initialize" uCode has run, to point to
2597 * runtime/protocol instructions and backup data cache. */
2598 pinst = il->ucode_init.p_addr;
2599 pdata = il->ucode_init_data.p_addr;
2600 inst_len = il->ucode_init.len;
2601 data_len = il->ucode_init_data.len;
2602
2603 il_wr_prph(il, BSM_DRAM_INST_PTR_REG, pinst);
2604 il_wr_prph(il, BSM_DRAM_DATA_PTR_REG, pdata);
2605 il_wr_prph(il, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
2606 il_wr_prph(il, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
2607
2608 /* Fill BSM memory with bootstrap instructions */
2609 for (reg_offset = BSM_SRAM_LOWER_BOUND;
2610 reg_offset < BSM_SRAM_LOWER_BOUND + len;
2611 reg_offset += sizeof(u32), image++)
2612 _il_wr_prph(il, reg_offset, le32_to_cpu(*image));
2613
2614 rc = il3945_verify_bsm(il);
2615 if (rc)
2616 return rc;
2617
2618 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
2619 il_wr_prph(il, BSM_WR_MEM_SRC_REG, 0x0);
2620 il_wr_prph(il, BSM_WR_MEM_DST_REG, IL39_RTC_INST_LOWER_BOUND);
2621 il_wr_prph(il, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
2622
2623 /* Load bootstrap code into instruction SRAM now,
2624 * to prepare to load "initialize" uCode */
2625 il_wr_prph(il, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START);
2626
2627 /* Wait for load of bootstrap uCode to finish */
2628 for (i = 0; i < 100; i++) {
2629 done = il_rd_prph(il, BSM_WR_CTRL_REG);
2630 if (!(done & BSM_WR_CTRL_REG_BIT_START))
2631 break;
2632 udelay(10);
2633 }
2634 if (i < 100)
2635 D_INFO("BSM write complete, poll %d iterations\n", i);
2636 else {
2637 IL_ERR("BSM write did not complete!\n");
2638 return -EIO;
2639 }
2640
2641 /* Enable future boot loads whenever power management unit triggers it
2642 * (e.g. when powering back up after power-save shutdown) */
2643 il_wr_prph(il, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START_EN);
2644
2645 return 0;
2646 }
2647
2648 const struct il_ops il3945_ops = {
2649 .txq_attach_buf_to_tfd = il3945_hw_txq_attach_buf_to_tfd,
2650 .txq_free_tfd = il3945_hw_txq_free_tfd,
2651 .txq_init = il3945_hw_tx_queue_init,
2652 .load_ucode = il3945_load_bsm,
2653 .dump_nic_error_log = il3945_dump_nic_error_log,
2654 .apm_init = il3945_apm_init,
2655 .send_tx_power = il3945_send_tx_power,
2656 .is_valid_rtc_data_addr = il3945_hw_valid_rtc_data_addr,
2657 .eeprom_acquire_semaphore = il3945_eeprom_acquire_semaphore,
2658 .eeprom_release_semaphore = il3945_eeprom_release_semaphore,
2659
2660 .rxon_assoc = il3945_send_rxon_assoc,
2661 .commit_rxon = il3945_commit_rxon,
2662
2663 .get_hcmd_size = il3945_get_hcmd_size,
2664 .build_addsta_hcmd = il3945_build_addsta_hcmd,
2665 .request_scan = il3945_request_scan,
2666 .post_scan = il3945_post_scan,
2667
2668 .post_associate = il3945_post_associate,
2669 .config_ap = il3945_config_ap,
2670 .manage_ibss_station = il3945_manage_ibss_station,
2671
2672 .send_led_cmd = il3945_send_led_cmd,
2673 };
2674
2675 static struct il_cfg il3945_bg_cfg = {
2676 .name = "3945BG",
2677 .fw_name_pre = IL3945_FW_PRE,
2678 .ucode_api_max = IL3945_UCODE_API_MAX,
2679 .ucode_api_min = IL3945_UCODE_API_MIN,
2680 .sku = IL_SKU_G,
2681 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
2682 .mod_params = &il3945_mod_params,
2683 .led_mode = IL_LED_BLINK,
2684
2685 .eeprom_size = IL3945_EEPROM_IMG_SIZE,
2686 .num_of_queues = IL39_NUM_QUEUES,
2687 .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
2688 .set_l0s = false,
2689 .use_bsm = true,
2690 .led_compensation = 64,
2691 .wd_timeout = IL_DEF_WD_TIMEOUT,
2692
2693 .regulatory_bands = {
2694 EEPROM_REGULATORY_BAND_1_CHANNELS,
2695 EEPROM_REGULATORY_BAND_2_CHANNELS,
2696 EEPROM_REGULATORY_BAND_3_CHANNELS,
2697 EEPROM_REGULATORY_BAND_4_CHANNELS,
2698 EEPROM_REGULATORY_BAND_5_CHANNELS,
2699 EEPROM_REGULATORY_BAND_NO_HT40,
2700 EEPROM_REGULATORY_BAND_NO_HT40,
2701 },
2702 };
2703
2704 static struct il_cfg il3945_abg_cfg = {
2705 .name = "3945ABG",
2706 .fw_name_pre = IL3945_FW_PRE,
2707 .ucode_api_max = IL3945_UCODE_API_MAX,
2708 .ucode_api_min = IL3945_UCODE_API_MIN,
2709 .sku = IL_SKU_A | IL_SKU_G,
2710 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
2711 .mod_params = &il3945_mod_params,
2712 .led_mode = IL_LED_BLINK,
2713
2714 .eeprom_size = IL3945_EEPROM_IMG_SIZE,
2715 .num_of_queues = IL39_NUM_QUEUES,
2716 .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
2717 .set_l0s = false,
2718 .use_bsm = true,
2719 .led_compensation = 64,
2720 .wd_timeout = IL_DEF_WD_TIMEOUT,
2721
2722 .regulatory_bands = {
2723 EEPROM_REGULATORY_BAND_1_CHANNELS,
2724 EEPROM_REGULATORY_BAND_2_CHANNELS,
2725 EEPROM_REGULATORY_BAND_3_CHANNELS,
2726 EEPROM_REGULATORY_BAND_4_CHANNELS,
2727 EEPROM_REGULATORY_BAND_5_CHANNELS,
2728 EEPROM_REGULATORY_BAND_NO_HT40,
2729 EEPROM_REGULATORY_BAND_NO_HT40,
2730 },
2731 };
2732
2733 DEFINE_PCI_DEVICE_TABLE(il3945_hw_card_ids) = {
2734 {IL_PCI_DEVICE(0x4222, 0x1005, il3945_bg_cfg)},
2735 {IL_PCI_DEVICE(0x4222, 0x1034, il3945_bg_cfg)},
2736 {IL_PCI_DEVICE(0x4222, 0x1044, il3945_bg_cfg)},
2737 {IL_PCI_DEVICE(0x4227, 0x1014, il3945_bg_cfg)},
2738 {IL_PCI_DEVICE(0x4222, PCI_ANY_ID, il3945_abg_cfg)},
2739 {IL_PCI_DEVICE(0x4227, PCI_ANY_ID, il3945_abg_cfg)},
2740 {0}
2741 };
2742
2743 MODULE_DEVICE_TABLE(pci, il3945_hw_card_ids);
Linux with added FPC-III support