?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 2.6.21
[linux/fpc-iii.git] / drivers / ide / pci / aec62xx.c
blob990eafe5ea1171e599efe0908fb3d0ea22ea0131
1 /*
2 * linux/drivers/ide/pci/aec62xx.c Version 0.11 March 27, 2002
3 *
4 * Copyright (C) 1999-2002 Andre Hedrick <andre@linux-ide.org>
5 *
6 */
7
8 #include <linux/module.h>
9 #include <linux/types.h>
10 #include <linux/pci.h>
11 #include <linux/delay.h>
12 #include <linux/hdreg.h>
13 #include <linux/ide.h>
14 #include <linux/init.h>
15
16 #include <asm/io.h>
17
18 struct chipset_bus_clock_list_entry {
19 u8 xfer_speed;
20 u8 chipset_settings;
21 u8 ultra_settings;
22 };
23
24 static const struct chipset_bus_clock_list_entry aec6xxx_33_base [] = {
25 { XFER_UDMA_6, 0x31, 0x07 },
26 { XFER_UDMA_5, 0x31, 0x06 },
27 { XFER_UDMA_4, 0x31, 0x05 },
28 { XFER_UDMA_3, 0x31, 0x04 },
29 { XFER_UDMA_2, 0x31, 0x03 },
30 { XFER_UDMA_1, 0x31, 0x02 },
31 { XFER_UDMA_0, 0x31, 0x01 },
32
33 { XFER_MW_DMA_2, 0x31, 0x00 },
34 { XFER_MW_DMA_1, 0x31, 0x00 },
35 { XFER_MW_DMA_0, 0x0a, 0x00 },
36 { XFER_PIO_4, 0x31, 0x00 },
37 { XFER_PIO_3, 0x33, 0x00 },
38 { XFER_PIO_2, 0x08, 0x00 },
39 { XFER_PIO_1, 0x0a, 0x00 },
40 { XFER_PIO_0, 0x00, 0x00 },
41 { 0, 0x00, 0x00 }
42 };
43
44 static const struct chipset_bus_clock_list_entry aec6xxx_34_base [] = {
45 { XFER_UDMA_6, 0x41, 0x06 },
46 { XFER_UDMA_5, 0x41, 0x05 },
47 { XFER_UDMA_4, 0x41, 0x04 },
48 { XFER_UDMA_3, 0x41, 0x03 },
49 { XFER_UDMA_2, 0x41, 0x02 },
50 { XFER_UDMA_1, 0x41, 0x01 },
51 { XFER_UDMA_0, 0x41, 0x01 },
52
53 { XFER_MW_DMA_2, 0x41, 0x00 },
54 { XFER_MW_DMA_1, 0x42, 0x00 },
55 { XFER_MW_DMA_0, 0x7a, 0x00 },
56 { XFER_PIO_4, 0x41, 0x00 },
57 { XFER_PIO_3, 0x43, 0x00 },
58 { XFER_PIO_2, 0x78, 0x00 },
59 { XFER_PIO_1, 0x7a, 0x00 },
60 { XFER_PIO_0, 0x70, 0x00 },
61 { 0, 0x00, 0x00 }
62 };
63
64 #define BUSCLOCK(D) \
65 ((struct chipset_bus_clock_list_entry *) pci_get_drvdata((D)))
66
67
68 /*
69 * TO DO: active tuning and correction of cards without a bios.
70 */
71 static u8 pci_bus_clock_list (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
72 {
73 for ( ; chipset_table->xfer_speed ; chipset_table++)
74 if (chipset_table->xfer_speed == speed) {
75 return chipset_table->chipset_settings;
76 }
77 return chipset_table->chipset_settings;
78 }
79
80 static u8 pci_bus_clock_list_ultra (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
81 {
82 for ( ; chipset_table->xfer_speed ; chipset_table++)
83 if (chipset_table->xfer_speed == speed) {
84 return chipset_table->ultra_settings;
85 }
86 return chipset_table->ultra_settings;
87 }
88
89 static u8 aec62xx_ratemask (ide_drive_t *drive)
90 {
91 ide_hwif_t *hwif = HWIF(drive);
92 u8 mode;
93
94 switch(hwif->pci_dev->device) {
95 case PCI_DEVICE_ID_ARTOP_ATP865:
96 case PCI_DEVICE_ID_ARTOP_ATP865R:
97 mode = (inb(hwif->channel ?
98 hwif->mate->dma_status :
99 hwif->dma_status) & 0x10) ? 4 : 3;
100 break;
101 case PCI_DEVICE_ID_ARTOP_ATP860:
102 case PCI_DEVICE_ID_ARTOP_ATP860R:
103 mode = 2;
104 break;
105 case PCI_DEVICE_ID_ARTOP_ATP850UF:
106 default:
107 return 1;
108 }
109
110 if (!eighty_ninty_three(drive))
111 mode = min(mode, (u8)1);
112 return mode;
113 }
114
115 static int aec6210_tune_chipset (ide_drive_t *drive, u8 xferspeed)
116 {
117 ide_hwif_t *hwif = HWIF(drive);
118 struct pci_dev *dev = hwif->pci_dev;
119 u16 d_conf = 0;
120 u8 speed = ide_rate_filter(aec62xx_ratemask(drive), xferspeed);
121 u8 ultra = 0, ultra_conf = 0;
122 u8 tmp0 = 0, tmp1 = 0, tmp2 = 0;
123 unsigned long flags;
124
125 local_irq_save(flags);
126 /* 0x40|(2*drive->dn): Active, 0x41|(2*drive->dn): Recovery */
127 pci_read_config_word(dev, 0x40|(2*drive->dn), &d_conf);
128 tmp0 = pci_bus_clock_list(speed, BUSCLOCK(dev));
129 d_conf = ((tmp0 & 0xf0) << 4) | (tmp0 & 0xf);
130 pci_write_config_word(dev, 0x40|(2*drive->dn), d_conf);
131
132 tmp1 = 0x00;
133 tmp2 = 0x00;
134 pci_read_config_byte(dev, 0x54, &ultra);
135 tmp1 = ((0x00 << (2*drive->dn)) | (ultra & ~(3 << (2*drive->dn))));
136 ultra_conf = pci_bus_clock_list_ultra(speed, BUSCLOCK(dev));
137 tmp2 = ((ultra_conf << (2*drive->dn)) | (tmp1 & ~(3 << (2*drive->dn))));
138 pci_write_config_byte(dev, 0x54, tmp2);
139 local_irq_restore(flags);
140 return(ide_config_drive_speed(drive, speed));
141 }
142
143 static int aec6260_tune_chipset (ide_drive_t *drive, u8 xferspeed)
144 {
145 ide_hwif_t *hwif = HWIF(drive);
146 struct pci_dev *dev = hwif->pci_dev;
147 u8 speed = ide_rate_filter(aec62xx_ratemask(drive), xferspeed);
148 u8 unit = (drive->select.b.unit & 0x01);
149 u8 tmp1 = 0, tmp2 = 0;
150 u8 ultra = 0, drive_conf = 0, ultra_conf = 0;
151 unsigned long flags;
152
153 local_irq_save(flags);
154 /* high 4-bits: Active, low 4-bits: Recovery */
155 pci_read_config_byte(dev, 0x40|drive->dn, &drive_conf);
156 drive_conf = pci_bus_clock_list(speed, BUSCLOCK(dev));
157 pci_write_config_byte(dev, 0x40|drive->dn, drive_conf);
158
159 pci_read_config_byte(dev, (0x44|hwif->channel), &ultra);
160 tmp1 = ((0x00 << (4*unit)) | (ultra & ~(7 << (4*unit))));
161 ultra_conf = pci_bus_clock_list_ultra(speed, BUSCLOCK(dev));
162 tmp2 = ((ultra_conf << (4*unit)) | (tmp1 & ~(7 << (4*unit))));
163 pci_write_config_byte(dev, (0x44|hwif->channel), tmp2);
164 local_irq_restore(flags);
165 return(ide_config_drive_speed(drive, speed));
166 }
167
168 static int aec62xx_tune_chipset (ide_drive_t *drive, u8 speed)
169 {
170 switch (HWIF(drive)->pci_dev->device) {
171 case PCI_DEVICE_ID_ARTOP_ATP865:
172 case PCI_DEVICE_ID_ARTOP_ATP865R:
173 case PCI_DEVICE_ID_ARTOP_ATP860:
174 case PCI_DEVICE_ID_ARTOP_ATP860R:
175 return ((int) aec6260_tune_chipset(drive, speed));
176 case PCI_DEVICE_ID_ARTOP_ATP850UF:
177 return ((int) aec6210_tune_chipset(drive, speed));
178 default:
179 return -1;
180 }
181 }
182
183 static int config_chipset_for_dma (ide_drive_t *drive)
184 {
185 u8 speed = ide_dma_speed(drive, aec62xx_ratemask(drive));
186
187 if (!(speed))
188 return 0;
189
190 (void) aec62xx_tune_chipset(drive, speed);
191 return ide_dma_enable(drive);
192 }
193
194 static void aec62xx_tune_drive (ide_drive_t *drive, u8 pio)
195 {
196 u8 speed = 0;
197 u8 new_pio = XFER_PIO_0 + ide_get_best_pio_mode(drive, 255, 5, NULL);
198
199 switch(pio) {
200 case 5: speed = new_pio; break;
201 case 4: speed = XFER_PIO_4; break;
202 case 3: speed = XFER_PIO_3; break;
203 case 2: speed = XFER_PIO_2; break;
204 case 1: speed = XFER_PIO_1; break;
205 default: speed = XFER_PIO_0; break;
206 }
207 (void) aec62xx_tune_chipset(drive, speed);
208 }
209
210 static int aec62xx_config_drive_xfer_rate (ide_drive_t *drive)
211 {
212 if (ide_use_dma(drive) && config_chipset_for_dma(drive))
213 return 0;
214
215 if (ide_use_fast_pio(drive))
216 aec62xx_tune_drive(drive, 5);
217
218 return -1;
219 }
220
221 static int aec62xx_irq_timeout (ide_drive_t *drive)
222 {
223 ide_hwif_t *hwif = HWIF(drive);
224 struct pci_dev *dev = hwif->pci_dev;
225
226 switch(dev->device) {
227 case PCI_DEVICE_ID_ARTOP_ATP860:
228 case PCI_DEVICE_ID_ARTOP_ATP860R:
229 case PCI_DEVICE_ID_ARTOP_ATP865:
230 case PCI_DEVICE_ID_ARTOP_ATP865R:
231 printk(" AEC62XX time out ");
232 default:
233 break;
234 }
235 return 0;
236 }
237
238 static unsigned int __devinit init_chipset_aec62xx(struct pci_dev *dev, const char *name)
239 {
240 int bus_speed = system_bus_clock();
241
242 if (dev->resource[PCI_ROM_RESOURCE].start) {
243 pci_write_config_dword(dev, PCI_ROM_ADDRESS, dev->resource[PCI_ROM_RESOURCE].start | PCI_ROM_ADDRESS_ENABLE);
244 printk(KERN_INFO "%s: ROM enabled at 0x%08lx\n", name,
245 (unsigned long)dev->resource[PCI_ROM_RESOURCE].start);
246 }
247
248 if (bus_speed <= 33)
249 pci_set_drvdata(dev, (void *) aec6xxx_33_base);
250 else
251 pci_set_drvdata(dev, (void *) aec6xxx_34_base);
252
253 /* These are necessary to get AEC6280 Macintosh cards to work */
254 if ((dev->device == PCI_DEVICE_ID_ARTOP_ATP865) ||
255 (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)) {
256 u8 reg49h = 0, reg4ah = 0;
257 /* Clear reset and test bits. */
258 pci_read_config_byte(dev, 0x49, &reg49h);
259 pci_write_config_byte(dev, 0x49, reg49h & ~0x30);
260 /* Enable chip interrupt output. */
261 pci_read_config_byte(dev, 0x4a, &reg4ah);
262 pci_write_config_byte(dev, 0x4a, reg4ah & ~0x01);
263 /* Enable burst mode. */
264 pci_read_config_byte(dev, 0x4a, &reg4ah);
265 pci_write_config_byte(dev, 0x4a, reg4ah | 0x80);
266 }
267
268 return dev->irq;
269 }
270
271 static void __devinit init_hwif_aec62xx(ide_hwif_t *hwif)
272 {
273 hwif->autodma = 0;
274 hwif->tuneproc = &aec62xx_tune_drive;
275 hwif->speedproc = &aec62xx_tune_chipset;
276
277 if (hwif->pci_dev->device == PCI_DEVICE_ID_ARTOP_ATP850UF)
278 hwif->serialized = hwif->channel;
279
280 if (hwif->mate)
281 hwif->mate->serialized = hwif->serialized;
282
283 if (!hwif->dma_base) {
284 hwif->drives[0].autotune = 1;
285 hwif->drives[1].autotune = 1;
286 return;
287 }
288
289 hwif->ultra_mask = 0x7f;
290 hwif->mwdma_mask = 0x07;
291 hwif->swdma_mask = 0x07;
292
293 hwif->ide_dma_check = &aec62xx_config_drive_xfer_rate;
294 hwif->ide_dma_lostirq = &aec62xx_irq_timeout;
295 hwif->ide_dma_timeout = &aec62xx_irq_timeout;
296 if (!noautodma)
297 hwif->autodma = 1;
298 hwif->drives[0].autodma = hwif->autodma;
299 hwif->drives[1].autodma = hwif->autodma;
300 }
301
302 static void __devinit init_dma_aec62xx(ide_hwif_t *hwif, unsigned long dmabase)
303 {
304 struct pci_dev *dev = hwif->pci_dev;
305
306 if (dev->device == PCI_DEVICE_ID_ARTOP_ATP850UF) {
307 u8 reg54h = 0;
308 unsigned long flags;
309
310 spin_lock_irqsave(&ide_lock, flags);
311 pci_read_config_byte(dev, 0x54, &reg54h);
312 pci_write_config_byte(dev, 0x54, reg54h & ~(hwif->channel ? 0xF0 : 0x0F));
313 spin_unlock_irqrestore(&ide_lock, flags);
314 } else {
315 u8 ata66 = 0;
316 pci_read_config_byte(hwif->pci_dev, 0x49, &ata66);
317 if (!(hwif->udma_four))
318 hwif->udma_four = (ata66&(hwif->channel?0x02:0x01))?0:1;
319 }
320
321 ide_setup_dma(hwif, dmabase, 8);
322 }
323
324 static int __devinit init_setup_aec62xx(struct pci_dev *dev, ide_pci_device_t *d)
325 {
326 return ide_setup_pci_device(dev, d);
327 }
328
329 static int __devinit init_setup_aec6x80(struct pci_dev *dev, ide_pci_device_t *d)
330 {
331 unsigned long bar4reg = pci_resource_start(dev, 4);
332
333 if (inb(bar4reg+2) & 0x10) {
334 strcpy(d->name, "AEC6880");
335 if (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)
336 strcpy(d->name, "AEC6880R");
337 } else {
338 strcpy(d->name, "AEC6280");
339 if (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)
340 strcpy(d->name, "AEC6280R");
341 }
342
343 return ide_setup_pci_device(dev, d);
344 }
345
346 static ide_pci_device_t aec62xx_chipsets[] __devinitdata = {
347 { /* 0 */
348 .name = "AEC6210",
349 .init_setup = init_setup_aec62xx,
350 .init_chipset = init_chipset_aec62xx,
351 .init_hwif = init_hwif_aec62xx,
352 .init_dma = init_dma_aec62xx,
353 .channels = 2,
354 .autodma = AUTODMA,
355 .enablebits = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
356 .bootable = OFF_BOARD,
357 },{ /* 1 */
358 .name = "AEC6260",
359 .init_setup = init_setup_aec62xx,
360 .init_chipset = init_chipset_aec62xx,
361 .init_hwif = init_hwif_aec62xx,
362 .init_dma = init_dma_aec62xx,
363 .channels = 2,
364 .autodma = NOAUTODMA,
365 .bootable = OFF_BOARD,
366 },{ /* 2 */
367 .name = "AEC6260R",
368 .init_setup = init_setup_aec62xx,
369 .init_chipset = init_chipset_aec62xx,
370 .init_hwif = init_hwif_aec62xx,
371 .init_dma = init_dma_aec62xx,
372 .channels = 2,
373 .autodma = AUTODMA,
374 .enablebits = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
375 .bootable = NEVER_BOARD,
376 },{ /* 3 */
377 .name = "AEC6X80",
378 .init_setup = init_setup_aec6x80,
379 .init_chipset = init_chipset_aec62xx,
380 .init_hwif = init_hwif_aec62xx,
381 .init_dma = init_dma_aec62xx,
382 .channels = 2,
383 .autodma = AUTODMA,
384 .bootable = OFF_BOARD,
385 },{ /* 4 */
386 .name = "AEC6X80R",
387 .init_setup = init_setup_aec6x80,
388 .init_chipset = init_chipset_aec62xx,
389 .init_hwif = init_hwif_aec62xx,
390 .init_dma = init_dma_aec62xx,
391 .channels = 2,
392 .autodma = AUTODMA,
393 .enablebits = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
394 .bootable = OFF_BOARD,
395 }
396 };
397
398 /**
399 * aec62xx_init_one - called when a AEC is found
400 * @dev: the aec62xx device
401 * @id: the matching pci id
402 *
403 * Called when the PCI registration layer (or the IDE initialization)
404 * finds a device matching our IDE device tables.
405 */
406
407 static int __devinit aec62xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
408 {
409 ide_pci_device_t *d = &aec62xx_chipsets[id->driver_data];
410
411 return d->init_setup(dev, d);
412 }
413
414 static struct pci_device_id aec62xx_pci_tbl[] = {
415 { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP850UF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
416 { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP860, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 1 },
417 { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP860R, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 2 },
418 { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP865, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 3 },
419 { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP865R, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 4 },
420 { 0, },
421 };
422 MODULE_DEVICE_TABLE(pci, aec62xx_pci_tbl);
423
424 static struct pci_driver driver = {
425 .name = "AEC62xx_IDE",
426 .id_table = aec62xx_pci_tbl,
427 .probe = aec62xx_init_one,
428 };
429
430 static int __init aec62xx_ide_init(void)
431 {
432 return ide_pci_register_driver(&driver);
433 }
434
435 module_init(aec62xx_ide_init);
436
437 MODULE_AUTHOR("Andre Hedrick");
438 MODULE_DESCRIPTION("PCI driver module for ARTOP AEC62xx IDE");
439 MODULE_LICENSE("GPL");
Linux with added FPC-III support