Linux 4.15.10
[linux/fpc-iii.git] / arch / mips / cavium-octeon / octeon_boot.h
bloba6ce7c43e0aea16655a6da5560d15154396d27fb
1 /*
2 * (C) Copyright 2004, 2005 Cavium Networks
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
20 #ifndef __OCTEON_BOOT_H__
21 #define __OCTEON_BOOT_H__
23 #include <linux/types.h>
25 struct boot_init_vector {
26 /* First stage address - in ram instead of flash */
27 uint64_t code_addr;
28 /* Setup code for application, NOT application entry point */
29 uint32_t app_start_func_addr;
30 /* k0 is used for global data - needs to be passed to other cores */
31 uint32_t k0_val;
32 /* Address of boot info block structure */
33 uint64_t boot_info_addr;
34 uint32_t flags; /* flags */
35 uint32_t pad;
38 /* similar to bootloader's linux_app_boot_info but without global data */
39 struct linux_app_boot_info {
40 #ifdef __BIG_ENDIAN_BITFIELD
41 uint32_t labi_signature;
42 uint32_t start_core0_addr;
43 uint32_t avail_coremask;
44 uint32_t pci_console_active;
45 uint32_t icache_prefetch_disable;
46 uint32_t padding;
47 uint64_t InitTLBStart_addr;
48 uint32_t start_app_addr;
49 uint32_t cur_exception_base;
50 uint32_t no_mark_private_data;
51 uint32_t compact_flash_common_base_addr;
52 uint32_t compact_flash_attribute_base_addr;
53 uint32_t led_display_base_addr;
54 #else
55 uint32_t start_core0_addr;
56 uint32_t labi_signature;
58 uint32_t pci_console_active;
59 uint32_t avail_coremask;
61 uint32_t padding;
62 uint32_t icache_prefetch_disable;
64 uint64_t InitTLBStart_addr;
66 uint32_t cur_exception_base;
67 uint32_t start_app_addr;
69 uint32_t compact_flash_common_base_addr;
70 uint32_t no_mark_private_data;
72 uint32_t led_display_base_addr;
73 uint32_t compact_flash_attribute_base_addr;
74 #endif
77 /* If not to copy a lot of bootloader's structures
78 here is only offset of requested member */
79 #define AVAIL_COREMASK_OFFSET_IN_LINUX_APP_BOOT_BLOCK 0x765c
81 /* hardcoded in bootloader */
82 #define LABI_ADDR_IN_BOOTLOADER 0x700
84 #define LINUX_APP_BOOT_BLOCK_NAME "linux-app-boot"
86 #define LABI_SIGNATURE 0xAABBCC01
88 /* from uboot-headers/octeon_mem_map.h */
89 #define EXCEPTION_BASE_INCR (4 * 1024)
90 /* Increment size for exception base addresses (4k minimum) */
91 #define EXCEPTION_BASE_BASE 0
92 #define BOOTLOADER_PRIV_DATA_BASE (EXCEPTION_BASE_BASE + 0x800)
93 #define BOOTLOADER_BOOT_VECTOR (BOOTLOADER_PRIV_DATA_BASE)
95 #endif /* __OCTEON_BOOT_H__ */