PM / yenta: Split resume into early and late parts (rev. 4)
[linux/fpc-iii.git] / drivers / pcmcia / yenta_socket.c
blobbcebffb54b25435428d6035ad7a9066dd50e1a84
1 /*
2 * Regular cardbus driver ("yenta_socket")
4 * (C) Copyright 1999, 2000 Linus Torvalds
6 * Changelog:
7 * Aug 2002: Manfred Spraul <manfred@colorfullife.com>
8 * Dynamically adjust the size of the bridge resource
9 *
10 * May 2003: Dominik Brodowski <linux@brodo.de>
11 * Merge pci_socket.c and yenta.c into one file
13 #include <linux/init.h>
14 #include <linux/pci.h>
15 #include <linux/workqueue.h>
16 #include <linux/interrupt.h>
17 #include <linux/delay.h>
18 #include <linux/module.h>
20 #include <pcmcia/cs_types.h>
21 #include <pcmcia/ss.h>
22 #include <pcmcia/cs.h>
24 #include <asm/io.h>
26 #include "yenta_socket.h"
27 #include "i82365.h"
29 static int disable_clkrun;
30 module_param(disable_clkrun, bool, 0444);
31 MODULE_PARM_DESC(disable_clkrun, "If PC card doesn't function properly, please try this option");
33 static int isa_probe = 1;
34 module_param(isa_probe, bool, 0444);
35 MODULE_PARM_DESC(isa_probe, "If set ISA interrupts are probed (default). Set to N to disable probing");
37 static int pwr_irqs_off;
38 module_param(pwr_irqs_off, bool, 0644);
39 MODULE_PARM_DESC(pwr_irqs_off, "Force IRQs off during power-on of slot. Use only when seeing IRQ storms!");
41 #define debug(x, s, args...) dev_dbg(&s->dev->dev, x, ##args)
43 /* Don't ask.. */
44 #define to_cycles(ns) ((ns)/120)
45 #define to_ns(cycles) ((cycles)*120)
48 * yenta PCI irq probing.
49 * currently only used in the TI/EnE initialization code
51 #ifdef CONFIG_YENTA_TI
52 static int yenta_probe_cb_irq(struct yenta_socket *socket);
53 #endif
56 static unsigned int override_bios;
57 module_param(override_bios, uint, 0000);
58 MODULE_PARM_DESC (override_bios, "yenta ignore bios resource allocation");
61 * Generate easy-to-use ways of reading a cardbus sockets
62 * regular memory space ("cb_xxx"), configuration space
63 * ("config_xxx") and compatibility space ("exca_xxxx")
65 static inline u32 cb_readl(struct yenta_socket *socket, unsigned reg)
67 u32 val = readl(socket->base + reg);
68 debug("%04x %08x\n", socket, reg, val);
69 return val;
72 static inline void cb_writel(struct yenta_socket *socket, unsigned reg, u32 val)
74 debug("%04x %08x\n", socket, reg, val);
75 writel(val, socket->base + reg);
76 readl(socket->base + reg); /* avoid problems with PCI write posting */
79 static inline u8 config_readb(struct yenta_socket *socket, unsigned offset)
81 u8 val;
82 pci_read_config_byte(socket->dev, offset, &val);
83 debug("%04x %02x\n", socket, offset, val);
84 return val;
87 static inline u16 config_readw(struct yenta_socket *socket, unsigned offset)
89 u16 val;
90 pci_read_config_word(socket->dev, offset, &val);
91 debug("%04x %04x\n", socket, offset, val);
92 return val;
95 static inline u32 config_readl(struct yenta_socket *socket, unsigned offset)
97 u32 val;
98 pci_read_config_dword(socket->dev, offset, &val);
99 debug("%04x %08x\n", socket, offset, val);
100 return val;
103 static inline void config_writeb(struct yenta_socket *socket, unsigned offset, u8 val)
105 debug("%04x %02x\n", socket, offset, val);
106 pci_write_config_byte(socket->dev, offset, val);
109 static inline void config_writew(struct yenta_socket *socket, unsigned offset, u16 val)
111 debug("%04x %04x\n", socket, offset, val);
112 pci_write_config_word(socket->dev, offset, val);
115 static inline void config_writel(struct yenta_socket *socket, unsigned offset, u32 val)
117 debug("%04x %08x\n", socket, offset, val);
118 pci_write_config_dword(socket->dev, offset, val);
121 static inline u8 exca_readb(struct yenta_socket *socket, unsigned reg)
123 u8 val = readb(socket->base + 0x800 + reg);
124 debug("%04x %02x\n", socket, reg, val);
125 return val;
128 static inline u8 exca_readw(struct yenta_socket *socket, unsigned reg)
130 u16 val;
131 val = readb(socket->base + 0x800 + reg);
132 val |= readb(socket->base + 0x800 + reg + 1) << 8;
133 debug("%04x %04x\n", socket, reg, val);
134 return val;
137 static inline void exca_writeb(struct yenta_socket *socket, unsigned reg, u8 val)
139 debug("%04x %02x\n", socket, reg, val);
140 writeb(val, socket->base + 0x800 + reg);
141 readb(socket->base + 0x800 + reg); /* PCI write posting... */
144 static void exca_writew(struct yenta_socket *socket, unsigned reg, u16 val)
146 debug("%04x %04x\n", socket, reg, val);
147 writeb(val, socket->base + 0x800 + reg);
148 writeb(val >> 8, socket->base + 0x800 + reg + 1);
150 /* PCI write posting... */
151 readb(socket->base + 0x800 + reg);
152 readb(socket->base + 0x800 + reg + 1);
155 static ssize_t show_yenta_registers(struct device *yentadev, struct device_attribute *attr, char *buf)
157 struct pci_dev *dev = to_pci_dev(yentadev);
158 struct yenta_socket *socket = pci_get_drvdata(dev);
159 int offset = 0, i;
161 offset = snprintf(buf, PAGE_SIZE, "CB registers:");
162 for (i = 0; i < 0x24; i += 4) {
163 unsigned val;
164 if (!(i & 15))
165 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
166 val = cb_readl(socket, i);
167 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %08x", val);
170 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n\nExCA registers:");
171 for (i = 0; i < 0x45; i++) {
172 unsigned char val;
173 if (!(i & 7)) {
174 if (i & 8) {
175 memcpy(buf + offset, " -", 2);
176 offset += 2;
177 } else
178 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
180 val = exca_readb(socket, i);
181 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %02x", val);
183 buf[offset++] = '\n';
184 return offset;
187 static DEVICE_ATTR(yenta_registers, S_IRUSR, show_yenta_registers, NULL);
190 * Ugh, mixed-mode cardbus and 16-bit pccard state: things depend
191 * on what kind of card is inserted..
193 static int yenta_get_status(struct pcmcia_socket *sock, unsigned int *value)
195 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
196 unsigned int val;
197 u32 state = cb_readl(socket, CB_SOCKET_STATE);
199 val = (state & CB_3VCARD) ? SS_3VCARD : 0;
200 val |= (state & CB_XVCARD) ? SS_XVCARD : 0;
201 val |= (state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ? 0 : SS_PENDING;
202 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? SS_PENDING : 0;
205 if (state & CB_CBCARD) {
206 val |= SS_CARDBUS;
207 val |= (state & CB_CARDSTS) ? SS_STSCHG : 0;
208 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? 0 : SS_DETECT;
209 val |= (state & CB_PWRCYCLE) ? SS_POWERON | SS_READY : 0;
210 } else if (state & CB_16BITCARD) {
211 u8 status = exca_readb(socket, I365_STATUS);
212 val |= ((status & I365_CS_DETECT) == I365_CS_DETECT) ? SS_DETECT : 0;
213 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
214 val |= (status & I365_CS_STSCHG) ? 0 : SS_STSCHG;
215 } else {
216 val |= (status & I365_CS_BVD1) ? 0 : SS_BATDEAD;
217 val |= (status & I365_CS_BVD2) ? 0 : SS_BATWARN;
219 val |= (status & I365_CS_WRPROT) ? SS_WRPROT : 0;
220 val |= (status & I365_CS_READY) ? SS_READY : 0;
221 val |= (status & I365_CS_POWERON) ? SS_POWERON : 0;
224 *value = val;
225 return 0;
228 static void yenta_set_power(struct yenta_socket *socket, socket_state_t *state)
230 /* some birdges require to use the ExCA registers to power 16bit cards */
231 if (!(cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) &&
232 (socket->flags & YENTA_16BIT_POWER_EXCA)) {
233 u8 reg, old;
234 reg = old = exca_readb(socket, I365_POWER);
235 reg &= ~(I365_VCC_MASK | I365_VPP1_MASK | I365_VPP2_MASK);
237 /* i82365SL-DF style */
238 if (socket->flags & YENTA_16BIT_POWER_DF) {
239 switch (state->Vcc) {
240 case 33: reg |= I365_VCC_3V; break;
241 case 50: reg |= I365_VCC_5V; break;
242 default: reg = 0; break;
244 switch (state->Vpp) {
245 case 33:
246 case 50: reg |= I365_VPP1_5V; break;
247 case 120: reg |= I365_VPP1_12V; break;
249 } else {
250 /* i82365SL-B style */
251 switch (state->Vcc) {
252 case 50: reg |= I365_VCC_5V; break;
253 default: reg = 0; break;
255 switch (state->Vpp) {
256 case 50: reg |= I365_VPP1_5V | I365_VPP2_5V; break;
257 case 120: reg |= I365_VPP1_12V | I365_VPP2_12V; break;
261 if (reg != old)
262 exca_writeb(socket, I365_POWER, reg);
263 } else {
264 u32 reg = 0; /* CB_SC_STPCLK? */
265 switch (state->Vcc) {
266 case 33: reg = CB_SC_VCC_3V; break;
267 case 50: reg = CB_SC_VCC_5V; break;
268 default: reg = 0; break;
270 switch (state->Vpp) {
271 case 33: reg |= CB_SC_VPP_3V; break;
272 case 50: reg |= CB_SC_VPP_5V; break;
273 case 120: reg |= CB_SC_VPP_12V; break;
275 if (reg != cb_readl(socket, CB_SOCKET_CONTROL))
276 cb_writel(socket, CB_SOCKET_CONTROL, reg);
280 static int yenta_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
282 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
283 u16 bridge;
285 /* if powering down: do it immediately */
286 if (state->Vcc == 0)
287 yenta_set_power(socket, state);
289 socket->io_irq = state->io_irq;
290 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~(CB_BRIDGE_CRST | CB_BRIDGE_INTR);
291 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
292 u8 intr;
293 bridge |= (state->flags & SS_RESET) ? CB_BRIDGE_CRST : 0;
295 /* ISA interrupt control? */
296 intr = exca_readb(socket, I365_INTCTL);
297 intr = (intr & ~0xf);
298 if (!socket->cb_irq) {
299 intr |= state->io_irq;
300 bridge |= CB_BRIDGE_INTR;
302 exca_writeb(socket, I365_INTCTL, intr);
303 } else {
304 u8 reg;
306 reg = exca_readb(socket, I365_INTCTL) & (I365_RING_ENA | I365_INTR_ENA);
307 reg |= (state->flags & SS_RESET) ? 0 : I365_PC_RESET;
308 reg |= (state->flags & SS_IOCARD) ? I365_PC_IOCARD : 0;
309 if (state->io_irq != socket->cb_irq) {
310 reg |= state->io_irq;
311 bridge |= CB_BRIDGE_INTR;
313 exca_writeb(socket, I365_INTCTL, reg);
315 reg = exca_readb(socket, I365_POWER) & (I365_VCC_MASK|I365_VPP1_MASK);
316 reg |= I365_PWR_NORESET;
317 if (state->flags & SS_PWR_AUTO) reg |= I365_PWR_AUTO;
318 if (state->flags & SS_OUTPUT_ENA) reg |= I365_PWR_OUT;
319 if (exca_readb(socket, I365_POWER) != reg)
320 exca_writeb(socket, I365_POWER, reg);
322 /* CSC interrupt: no ISA irq for CSC */
323 reg = I365_CSC_DETECT;
324 if (state->flags & SS_IOCARD) {
325 if (state->csc_mask & SS_STSCHG) reg |= I365_CSC_STSCHG;
326 } else {
327 if (state->csc_mask & SS_BATDEAD) reg |= I365_CSC_BVD1;
328 if (state->csc_mask & SS_BATWARN) reg |= I365_CSC_BVD2;
329 if (state->csc_mask & SS_READY) reg |= I365_CSC_READY;
331 exca_writeb(socket, I365_CSCINT, reg);
332 exca_readb(socket, I365_CSC);
333 if(sock->zoom_video)
334 sock->zoom_video(sock, state->flags & SS_ZVCARD);
336 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
337 /* Socket event mask: get card insert/remove events.. */
338 cb_writel(socket, CB_SOCKET_EVENT, -1);
339 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
341 /* if powering up: do it as the last step when the socket is configured */
342 if (state->Vcc != 0)
343 yenta_set_power(socket, state);
344 return 0;
347 static int yenta_set_io_map(struct pcmcia_socket *sock, struct pccard_io_map *io)
349 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
350 int map;
351 unsigned char ioctl, addr, enable;
353 map = io->map;
355 if (map > 1)
356 return -EINVAL;
358 enable = I365_ENA_IO(map);
359 addr = exca_readb(socket, I365_ADDRWIN);
361 /* Disable the window before changing it.. */
362 if (addr & enable) {
363 addr &= ~enable;
364 exca_writeb(socket, I365_ADDRWIN, addr);
367 exca_writew(socket, I365_IO(map)+I365_W_START, io->start);
368 exca_writew(socket, I365_IO(map)+I365_W_STOP, io->stop);
370 ioctl = exca_readb(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
371 if (io->flags & MAP_0WS) ioctl |= I365_IOCTL_0WS(map);
372 if (io->flags & MAP_16BIT) ioctl |= I365_IOCTL_16BIT(map);
373 if (io->flags & MAP_AUTOSZ) ioctl |= I365_IOCTL_IOCS16(map);
374 exca_writeb(socket, I365_IOCTL, ioctl);
376 if (io->flags & MAP_ACTIVE)
377 exca_writeb(socket, I365_ADDRWIN, addr | enable);
378 return 0;
381 static int yenta_set_mem_map(struct pcmcia_socket *sock, struct pccard_mem_map *mem)
383 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
384 struct pci_bus_region region;
385 int map;
386 unsigned char addr, enable;
387 unsigned int start, stop, card_start;
388 unsigned short word;
390 pcibios_resource_to_bus(socket->dev, &region, mem->res);
392 map = mem->map;
393 start = region.start;
394 stop = region.end;
395 card_start = mem->card_start;
397 if (map > 4 || start > stop || ((start ^ stop) >> 24) ||
398 (card_start >> 26) || mem->speed > 1000)
399 return -EINVAL;
401 enable = I365_ENA_MEM(map);
402 addr = exca_readb(socket, I365_ADDRWIN);
403 if (addr & enable) {
404 addr &= ~enable;
405 exca_writeb(socket, I365_ADDRWIN, addr);
408 exca_writeb(socket, CB_MEM_PAGE(map), start >> 24);
410 word = (start >> 12) & 0x0fff;
411 if (mem->flags & MAP_16BIT)
412 word |= I365_MEM_16BIT;
413 if (mem->flags & MAP_0WS)
414 word |= I365_MEM_0WS;
415 exca_writew(socket, I365_MEM(map) + I365_W_START, word);
417 word = (stop >> 12) & 0x0fff;
418 switch (to_cycles(mem->speed)) {
419 case 0: break;
420 case 1: word |= I365_MEM_WS0; break;
421 case 2: word |= I365_MEM_WS1; break;
422 default: word |= I365_MEM_WS1 | I365_MEM_WS0; break;
424 exca_writew(socket, I365_MEM(map) + I365_W_STOP, word);
426 word = ((card_start - start) >> 12) & 0x3fff;
427 if (mem->flags & MAP_WRPROT)
428 word |= I365_MEM_WRPROT;
429 if (mem->flags & MAP_ATTRIB)
430 word |= I365_MEM_REG;
431 exca_writew(socket, I365_MEM(map) + I365_W_OFF, word);
433 if (mem->flags & MAP_ACTIVE)
434 exca_writeb(socket, I365_ADDRWIN, addr | enable);
435 return 0;
440 static irqreturn_t yenta_interrupt(int irq, void *dev_id)
442 unsigned int events;
443 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
444 u8 csc;
445 u32 cb_event;
447 /* Clear interrupt status for the event */
448 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
449 cb_writel(socket, CB_SOCKET_EVENT, cb_event);
451 csc = exca_readb(socket, I365_CSC);
453 if (!(cb_event || csc))
454 return IRQ_NONE;
456 events = (cb_event & (CB_CD1EVENT | CB_CD2EVENT)) ? SS_DETECT : 0 ;
457 events |= (csc & I365_CSC_DETECT) ? SS_DETECT : 0;
458 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
459 events |= (csc & I365_CSC_STSCHG) ? SS_STSCHG : 0;
460 } else {
461 events |= (csc & I365_CSC_BVD1) ? SS_BATDEAD : 0;
462 events |= (csc & I365_CSC_BVD2) ? SS_BATWARN : 0;
463 events |= (csc & I365_CSC_READY) ? SS_READY : 0;
466 if (events)
467 pcmcia_parse_events(&socket->socket, events);
469 return IRQ_HANDLED;
472 static void yenta_interrupt_wrapper(unsigned long data)
474 struct yenta_socket *socket = (struct yenta_socket *) data;
476 yenta_interrupt(0, (void *)socket);
477 socket->poll_timer.expires = jiffies + HZ;
478 add_timer(&socket->poll_timer);
481 static void yenta_clear_maps(struct yenta_socket *socket)
483 int i;
484 struct resource res = { .start = 0, .end = 0x0fff };
485 pccard_io_map io = { 0, 0, 0, 0, 1 };
486 pccard_mem_map mem = { .res = &res, };
488 yenta_set_socket(&socket->socket, &dead_socket);
489 for (i = 0; i < 2; i++) {
490 io.map = i;
491 yenta_set_io_map(&socket->socket, &io);
493 for (i = 0; i < 5; i++) {
494 mem.map = i;
495 yenta_set_mem_map(&socket->socket, &mem);
499 /* redoes voltage interrogation if required */
500 static void yenta_interrogate(struct yenta_socket *socket)
502 u32 state;
504 state = cb_readl(socket, CB_SOCKET_STATE);
505 if (!(state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ||
506 (state & (CB_CDETECT1 | CB_CDETECT2 | CB_NOTACARD | CB_BADVCCREQ)) ||
507 ((state & (CB_16BITCARD | CB_CBCARD)) == (CB_16BITCARD | CB_CBCARD)))
508 cb_writel(socket, CB_SOCKET_FORCE, CB_CVSTEST);
511 /* Called at resume and initialization events */
512 static int yenta_sock_init(struct pcmcia_socket *sock)
514 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
516 exca_writeb(socket, I365_GBLCTL, 0x00);
517 exca_writeb(socket, I365_GENCTL, 0x00);
519 /* Redo card voltage interrogation */
520 yenta_interrogate(socket);
522 yenta_clear_maps(socket);
524 if (socket->type && socket->type->sock_init)
525 socket->type->sock_init(socket);
527 /* Re-enable CSC interrupts */
528 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
530 return 0;
533 static int yenta_sock_suspend(struct pcmcia_socket *sock)
535 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
537 /* Disable CSC interrupts */
538 cb_writel(socket, CB_SOCKET_MASK, 0x0);
540 return 0;
544 * Use an adaptive allocation for the memory resource,
545 * sometimes the memory behind pci bridges is limited:
546 * 1/8 of the size of the io window of the parent.
547 * max 4 MB, min 16 kB. We try very hard to not get below
548 * the "ACC" values, though.
550 #define BRIDGE_MEM_MAX 4*1024*1024
551 #define BRIDGE_MEM_ACC 128*1024
552 #define BRIDGE_MEM_MIN 16*1024
554 #define BRIDGE_IO_MAX 512
555 #define BRIDGE_IO_ACC 256
556 #define BRIDGE_IO_MIN 32
558 #ifndef PCIBIOS_MIN_CARDBUS_IO
559 #define PCIBIOS_MIN_CARDBUS_IO PCIBIOS_MIN_IO
560 #endif
562 static int yenta_search_one_res(struct resource *root, struct resource *res,
563 u32 min)
565 u32 align, size, start, end;
567 if (res->flags & IORESOURCE_IO) {
568 align = 1024;
569 size = BRIDGE_IO_MAX;
570 start = PCIBIOS_MIN_CARDBUS_IO;
571 end = ~0U;
572 } else {
573 unsigned long avail = root->end - root->start;
574 int i;
575 size = BRIDGE_MEM_MAX;
576 if (size > avail/8) {
577 size=(avail+1)/8;
578 /* round size down to next power of 2 */
579 i = 0;
580 while ((size /= 2) != 0)
581 i++;
582 size = 1 << i;
584 if (size < min)
585 size = min;
586 align = size;
587 start = PCIBIOS_MIN_MEM;
588 end = ~0U;
591 do {
592 if (allocate_resource(root, res, size, start, end, align,
593 NULL, NULL)==0) {
594 return 1;
596 size = size/2;
597 align = size;
598 } while (size >= min);
600 return 0;
604 static int yenta_search_res(struct yenta_socket *socket, struct resource *res,
605 u32 min)
607 int i;
608 for (i=0; i<PCI_BUS_NUM_RESOURCES; i++) {
609 struct resource * root = socket->dev->bus->resource[i];
610 if (!root)
611 continue;
613 if ((res->flags ^ root->flags) &
614 (IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_PREFETCH))
615 continue; /* Wrong type */
617 if (yenta_search_one_res(root, res, min))
618 return 1;
620 return 0;
623 static int yenta_allocate_res(struct yenta_socket *socket, int nr, unsigned type, int addr_start, int addr_end)
625 struct resource *root, *res;
626 struct pci_bus_region region;
627 unsigned mask;
629 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + nr;
630 /* Already allocated? */
631 if (res->parent)
632 return 0;
634 /* The granularity of the memory limit is 4kB, on IO it's 4 bytes */
635 mask = ~0xfff;
636 if (type & IORESOURCE_IO)
637 mask = ~3;
639 res->name = socket->dev->subordinate->name;
640 res->flags = type;
642 region.start = config_readl(socket, addr_start) & mask;
643 region.end = config_readl(socket, addr_end) | ~mask;
644 if (region.start && region.end > region.start && !override_bios) {
645 pcibios_bus_to_resource(socket->dev, res, &region);
646 root = pci_find_parent_resource(socket->dev, res);
647 if (root && (request_resource(root, res) == 0))
648 return 0;
649 dev_printk(KERN_INFO, &socket->dev->dev,
650 "Preassigned resource %d busy or not available, "
651 "reconfiguring...\n",
652 nr);
655 if (type & IORESOURCE_IO) {
656 if ((yenta_search_res(socket, res, BRIDGE_IO_MAX)) ||
657 (yenta_search_res(socket, res, BRIDGE_IO_ACC)) ||
658 (yenta_search_res(socket, res, BRIDGE_IO_MIN)))
659 return 1;
660 } else {
661 if (type & IORESOURCE_PREFETCH) {
662 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
663 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
664 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
665 return 1;
666 /* Approximating prefetchable by non-prefetchable */
667 res->flags = IORESOURCE_MEM;
669 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
670 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
671 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
672 return 1;
675 dev_printk(KERN_INFO, &socket->dev->dev,
676 "no resource of type %x available, trying to continue...\n",
677 type);
678 res->start = res->end = res->flags = 0;
679 return 0;
683 * Allocate the bridge mappings for the device..
685 static void yenta_allocate_resources(struct yenta_socket *socket)
687 int program = 0;
688 program += yenta_allocate_res(socket, 0, IORESOURCE_IO,
689 PCI_CB_IO_BASE_0, PCI_CB_IO_LIMIT_0);
690 program += yenta_allocate_res(socket, 1, IORESOURCE_IO,
691 PCI_CB_IO_BASE_1, PCI_CB_IO_LIMIT_1);
692 program += yenta_allocate_res(socket, 2, IORESOURCE_MEM|IORESOURCE_PREFETCH,
693 PCI_CB_MEMORY_BASE_0, PCI_CB_MEMORY_LIMIT_0);
694 program += yenta_allocate_res(socket, 3, IORESOURCE_MEM,
695 PCI_CB_MEMORY_BASE_1, PCI_CB_MEMORY_LIMIT_1);
696 if (program)
697 pci_setup_cardbus(socket->dev->subordinate);
702 * Free the bridge mappings for the device..
704 static void yenta_free_resources(struct yenta_socket *socket)
706 int i;
707 for (i=0;i<4;i++) {
708 struct resource *res;
709 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + i;
710 if (res->start != 0 && res->end != 0)
711 release_resource(res);
712 res->start = res->end = res->flags = 0;
718 * Close it down - release our resources and go home..
720 static void yenta_close(struct pci_dev *dev)
722 struct yenta_socket *sock = pci_get_drvdata(dev);
724 /* Remove the register attributes */
725 device_remove_file(&dev->dev, &dev_attr_yenta_registers);
727 /* we don't want a dying socket registered */
728 pcmcia_unregister_socket(&sock->socket);
730 /* Disable all events so we don't die in an IRQ storm */
731 cb_writel(sock, CB_SOCKET_MASK, 0x0);
732 exca_writeb(sock, I365_CSCINT, 0);
734 if (sock->cb_irq)
735 free_irq(sock->cb_irq, sock);
736 else
737 del_timer_sync(&sock->poll_timer);
739 if (sock->base)
740 iounmap(sock->base);
741 yenta_free_resources(sock);
743 pci_release_regions(dev);
744 pci_disable_device(dev);
745 pci_set_drvdata(dev, NULL);
749 static struct pccard_operations yenta_socket_operations = {
750 .init = yenta_sock_init,
751 .suspend = yenta_sock_suspend,
752 .get_status = yenta_get_status,
753 .set_socket = yenta_set_socket,
754 .set_io_map = yenta_set_io_map,
755 .set_mem_map = yenta_set_mem_map,
759 #ifdef CONFIG_YENTA_TI
760 #include "ti113x.h"
761 #endif
762 #ifdef CONFIG_YENTA_RICOH
763 #include "ricoh.h"
764 #endif
765 #ifdef CONFIG_YENTA_TOSHIBA
766 #include "topic.h"
767 #endif
768 #ifdef CONFIG_YENTA_O2
769 #include "o2micro.h"
770 #endif
772 enum {
773 CARDBUS_TYPE_DEFAULT = -1,
774 CARDBUS_TYPE_TI,
775 CARDBUS_TYPE_TI113X,
776 CARDBUS_TYPE_TI12XX,
777 CARDBUS_TYPE_TI1250,
778 CARDBUS_TYPE_RICOH,
779 CARDBUS_TYPE_TOPIC95,
780 CARDBUS_TYPE_TOPIC97,
781 CARDBUS_TYPE_O2MICRO,
782 CARDBUS_TYPE_ENE,
786 * Different cardbus controllers have slightly different
787 * initialization sequences etc details. List them here..
789 static struct cardbus_type cardbus_type[] = {
790 #ifdef CONFIG_YENTA_TI
791 [CARDBUS_TYPE_TI] = {
792 .override = ti_override,
793 .save_state = ti_save_state,
794 .restore_state = ti_restore_state,
795 .sock_init = ti_init,
797 [CARDBUS_TYPE_TI113X] = {
798 .override = ti113x_override,
799 .save_state = ti_save_state,
800 .restore_state = ti_restore_state,
801 .sock_init = ti_init,
803 [CARDBUS_TYPE_TI12XX] = {
804 .override = ti12xx_override,
805 .save_state = ti_save_state,
806 .restore_state = ti_restore_state,
807 .sock_init = ti_init,
809 [CARDBUS_TYPE_TI1250] = {
810 .override = ti1250_override,
811 .save_state = ti_save_state,
812 .restore_state = ti_restore_state,
813 .sock_init = ti_init,
815 #endif
816 #ifdef CONFIG_YENTA_RICOH
817 [CARDBUS_TYPE_RICOH] = {
818 .override = ricoh_override,
819 .save_state = ricoh_save_state,
820 .restore_state = ricoh_restore_state,
822 #endif
823 #ifdef CONFIG_YENTA_TOSHIBA
824 [CARDBUS_TYPE_TOPIC95] = {
825 .override = topic95_override,
827 [CARDBUS_TYPE_TOPIC97] = {
828 .override = topic97_override,
830 #endif
831 #ifdef CONFIG_YENTA_O2
832 [CARDBUS_TYPE_O2MICRO] = {
833 .override = o2micro_override,
834 .restore_state = o2micro_restore_state,
836 #endif
837 #ifdef CONFIG_YENTA_TI
838 [CARDBUS_TYPE_ENE] = {
839 .override = ene_override,
840 .save_state = ti_save_state,
841 .restore_state = ti_restore_state,
842 .sock_init = ti_init,
844 #endif
849 * Only probe "regular" interrupts, don't
850 * touch dangerous spots like the mouse irq,
851 * because there are mice that apparently
852 * get really confused if they get fondled
853 * too intimately.
855 * Default to 11, 10, 9, 7, 6, 5, 4, 3.
857 static u32 isa_interrupts = 0x0ef8;
859 static unsigned int yenta_probe_irq(struct yenta_socket *socket, u32 isa_irq_mask)
861 int i;
862 unsigned long val;
863 u32 mask;
866 * Probe for usable interrupts using the force
867 * register to generate bogus card status events.
869 cb_writel(socket, CB_SOCKET_EVENT, -1);
870 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
871 exca_writeb(socket, I365_CSCINT, 0);
872 val = probe_irq_on() & isa_irq_mask;
873 for (i = 1; i < 16; i++) {
874 if (!((val >> i) & 1))
875 continue;
876 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG | (i << 4));
877 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
878 udelay(100);
879 cb_writel(socket, CB_SOCKET_EVENT, -1);
881 cb_writel(socket, CB_SOCKET_MASK, 0);
882 exca_writeb(socket, I365_CSCINT, 0);
884 mask = probe_irq_mask(val) & 0xffff;
886 return mask;
891 * yenta PCI irq probing.
892 * currently only used in the TI/EnE initialization code
894 #ifdef CONFIG_YENTA_TI
896 /* interrupt handler, only used during probing */
897 static irqreturn_t yenta_probe_handler(int irq, void *dev_id)
899 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
900 u8 csc;
901 u32 cb_event;
903 /* Clear interrupt status for the event */
904 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
905 cb_writel(socket, CB_SOCKET_EVENT, -1);
906 csc = exca_readb(socket, I365_CSC);
908 if (cb_event || csc) {
909 socket->probe_status = 1;
910 return IRQ_HANDLED;
913 return IRQ_NONE;
916 /* probes the PCI interrupt, use only on override functions */
917 static int yenta_probe_cb_irq(struct yenta_socket *socket)
919 if (!socket->cb_irq)
920 return -1;
922 socket->probe_status = 0;
924 if (request_irq(socket->cb_irq, yenta_probe_handler, IRQF_SHARED, "yenta", socket)) {
925 dev_printk(KERN_WARNING, &socket->dev->dev,
926 "request_irq() in yenta_probe_cb_irq() failed!\n");
927 return -1;
930 /* generate interrupt, wait */
931 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG);
932 cb_writel(socket, CB_SOCKET_EVENT, -1);
933 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
934 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
936 msleep(100);
938 /* disable interrupts */
939 cb_writel(socket, CB_SOCKET_MASK, 0);
940 exca_writeb(socket, I365_CSCINT, 0);
941 cb_writel(socket, CB_SOCKET_EVENT, -1);
942 exca_readb(socket, I365_CSC);
944 free_irq(socket->cb_irq, socket);
946 return (int) socket->probe_status;
949 #endif /* CONFIG_YENTA_TI */
953 * Set static data that doesn't need re-initializing..
955 static void yenta_get_socket_capabilities(struct yenta_socket *socket, u32 isa_irq_mask)
957 socket->socket.pci_irq = socket->cb_irq;
958 if (isa_probe)
959 socket->socket.irq_mask = yenta_probe_irq(socket, isa_irq_mask);
960 else
961 socket->socket.irq_mask = 0;
963 dev_printk(KERN_INFO, &socket->dev->dev,
964 "ISA IRQ mask 0x%04x, PCI irq %d\n",
965 socket->socket.irq_mask, socket->cb_irq);
969 * Initialize the standard cardbus registers
971 static void yenta_config_init(struct yenta_socket *socket)
973 u16 bridge;
974 struct pci_dev *dev = socket->dev;
975 struct pci_bus_region region;
977 pcibios_resource_to_bus(socket->dev, &region, &dev->resource[0]);
979 config_writel(socket, CB_LEGACY_MODE_BASE, 0);
980 config_writel(socket, PCI_BASE_ADDRESS_0, region.start);
981 config_writew(socket, PCI_COMMAND,
982 PCI_COMMAND_IO |
983 PCI_COMMAND_MEMORY |
984 PCI_COMMAND_MASTER |
985 PCI_COMMAND_WAIT);
987 /* MAGIC NUMBERS! Fixme */
988 config_writeb(socket, PCI_CACHE_LINE_SIZE, L1_CACHE_BYTES / 4);
989 config_writeb(socket, PCI_LATENCY_TIMER, 168);
990 config_writel(socket, PCI_PRIMARY_BUS,
991 (176 << 24) | /* sec. latency timer */
992 (dev->subordinate->subordinate << 16) | /* subordinate bus */
993 (dev->subordinate->secondary << 8) | /* secondary bus */
994 dev->subordinate->primary); /* primary bus */
997 * Set up the bridging state:
998 * - enable write posting.
999 * - memory window 0 prefetchable, window 1 non-prefetchable
1000 * - PCI interrupts enabled if a PCI interrupt exists..
1002 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
1003 bridge &= ~(CB_BRIDGE_CRST | CB_BRIDGE_PREFETCH1 | CB_BRIDGE_ISAEN | CB_BRIDGE_VGAEN);
1004 bridge |= CB_BRIDGE_PREFETCH0 | CB_BRIDGE_POSTEN;
1005 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
1009 * yenta_fixup_parent_bridge - Fix subordinate bus# of the parent bridge
1010 * @cardbus_bridge: The PCI bus which the CardBus bridge bridges to
1012 * Checks if devices on the bus which the CardBus bridge bridges to would be
1013 * invisible during PCI scans because of a misconfigured subordinate number
1014 * of the parent brige - some BIOSes seem to be too lazy to set it right.
1015 * Does the fixup carefully by checking how far it can go without conflicts.
1016 * See http\://bugzilla.kernel.org/show_bug.cgi?id=2944 for more information.
1018 static void yenta_fixup_parent_bridge(struct pci_bus *cardbus_bridge)
1020 struct list_head *tmp;
1021 unsigned char upper_limit;
1023 * We only check and fix the parent bridge: All systems which need
1024 * this fixup that have been reviewed are laptops and the only bridge
1025 * which needed fixing was the parent bridge of the CardBus bridge:
1027 struct pci_bus *bridge_to_fix = cardbus_bridge->parent;
1029 /* Check bus numbers are already set up correctly: */
1030 if (bridge_to_fix->subordinate >= cardbus_bridge->subordinate)
1031 return; /* The subordinate number is ok, nothing to do */
1033 if (!bridge_to_fix->parent)
1034 return; /* Root bridges are ok */
1036 /* stay within the limits of the bus range of the parent: */
1037 upper_limit = bridge_to_fix->parent->subordinate;
1039 /* check the bus ranges of all silbling bridges to prevent overlap */
1040 list_for_each(tmp, &bridge_to_fix->parent->children) {
1041 struct pci_bus * silbling = pci_bus_b(tmp);
1043 * If the silbling has a higher secondary bus number
1044 * and it's secondary is equal or smaller than our
1045 * current upper limit, set the new upper limit to
1046 * the bus number below the silbling's range:
1048 if (silbling->secondary > bridge_to_fix->subordinate
1049 && silbling->secondary <= upper_limit)
1050 upper_limit = silbling->secondary - 1;
1053 /* Show that the wanted subordinate number is not possible: */
1054 if (cardbus_bridge->subordinate > upper_limit)
1055 dev_printk(KERN_WARNING, &cardbus_bridge->dev,
1056 "Upper limit for fixing this "
1057 "bridge's parent bridge: #%02x\n", upper_limit);
1059 /* If we have room to increase the bridge's subordinate number, */
1060 if (bridge_to_fix->subordinate < upper_limit) {
1062 /* use the highest number of the hidden bus, within limits */
1063 unsigned char subordinate_to_assign =
1064 min(cardbus_bridge->subordinate, upper_limit);
1066 dev_printk(KERN_INFO, &bridge_to_fix->dev,
1067 "Raising subordinate bus# of parent "
1068 "bus (#%02x) from #%02x to #%02x\n",
1069 bridge_to_fix->number,
1070 bridge_to_fix->subordinate, subordinate_to_assign);
1072 /* Save the new subordinate in the bus struct of the bridge */
1073 bridge_to_fix->subordinate = subordinate_to_assign;
1075 /* and update the PCI config space with the new subordinate */
1076 pci_write_config_byte(bridge_to_fix->self,
1077 PCI_SUBORDINATE_BUS, bridge_to_fix->subordinate);
1082 * Initialize a cardbus controller. Make sure we have a usable
1083 * interrupt, and that we can map the cardbus area. Fill in the
1084 * socket information structure..
1086 static int __devinit yenta_probe (struct pci_dev *dev, const struct pci_device_id *id)
1088 struct yenta_socket *socket;
1089 int ret;
1092 * If we failed to assign proper bus numbers for this cardbus
1093 * controller during PCI probe, its subordinate pci_bus is NULL.
1094 * Bail out if so.
1096 if (!dev->subordinate) {
1097 dev_printk(KERN_ERR, &dev->dev, "no bus associated! "
1098 "(try 'pci=assign-busses')\n");
1099 return -ENODEV;
1102 socket = kzalloc(sizeof(struct yenta_socket), GFP_KERNEL);
1103 if (!socket)
1104 return -ENOMEM;
1106 /* prepare pcmcia_socket */
1107 socket->socket.ops = &yenta_socket_operations;
1108 socket->socket.resource_ops = &pccard_nonstatic_ops;
1109 socket->socket.dev.parent = &dev->dev;
1110 socket->socket.driver_data = socket;
1111 socket->socket.owner = THIS_MODULE;
1112 socket->socket.features = SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
1113 socket->socket.map_size = 0x1000;
1114 socket->socket.cb_dev = dev;
1116 /* prepare struct yenta_socket */
1117 socket->dev = dev;
1118 pci_set_drvdata(dev, socket);
1121 * Do some basic sanity checking..
1123 if (pci_enable_device(dev)) {
1124 ret = -EBUSY;
1125 goto free;
1128 ret = pci_request_regions(dev, "yenta_socket");
1129 if (ret)
1130 goto disable;
1132 if (!pci_resource_start(dev, 0)) {
1133 dev_printk(KERN_ERR, &dev->dev, "No cardbus resource!\n");
1134 ret = -ENODEV;
1135 goto release;
1139 * Ok, start setup.. Map the cardbus registers,
1140 * and request the IRQ.
1142 socket->base = ioremap(pci_resource_start(dev, 0), 0x1000);
1143 if (!socket->base) {
1144 ret = -ENOMEM;
1145 goto release;
1149 * report the subsystem vendor and device for help debugging
1150 * the irq stuff...
1152 dev_printk(KERN_INFO, &dev->dev, "CardBus bridge found [%04x:%04x]\n",
1153 dev->subsystem_vendor, dev->subsystem_device);
1155 yenta_config_init(socket);
1157 /* Disable all events */
1158 cb_writel(socket, CB_SOCKET_MASK, 0x0);
1160 /* Set up the bridge regions.. */
1161 yenta_allocate_resources(socket);
1163 socket->cb_irq = dev->irq;
1165 /* Do we have special options for the device? */
1166 if (id->driver_data != CARDBUS_TYPE_DEFAULT &&
1167 id->driver_data < ARRAY_SIZE(cardbus_type)) {
1168 socket->type = &cardbus_type[id->driver_data];
1170 ret = socket->type->override(socket);
1171 if (ret < 0)
1172 goto unmap;
1175 /* We must finish initialization here */
1177 if (!socket->cb_irq || request_irq(socket->cb_irq, yenta_interrupt, IRQF_SHARED, "yenta", socket)) {
1178 /* No IRQ or request_irq failed. Poll */
1179 socket->cb_irq = 0; /* But zero is a valid IRQ number. */
1180 init_timer(&socket->poll_timer);
1181 socket->poll_timer.function = yenta_interrupt_wrapper;
1182 socket->poll_timer.data = (unsigned long)socket;
1183 socket->poll_timer.expires = jiffies + HZ;
1184 add_timer(&socket->poll_timer);
1185 dev_printk(KERN_INFO, &dev->dev,
1186 "no PCI IRQ, CardBus support disabled for this "
1187 "socket.\n");
1188 dev_printk(KERN_INFO, &dev->dev,
1189 "check your BIOS CardBus, BIOS IRQ or ACPI "
1190 "settings.\n");
1191 } else {
1192 socket->socket.features |= SS_CAP_CARDBUS;
1195 /* Figure out what the dang thing can do for the PCMCIA layer... */
1196 yenta_interrogate(socket);
1197 yenta_get_socket_capabilities(socket, isa_interrupts);
1198 dev_printk(KERN_INFO, &dev->dev,
1199 "Socket status: %08x\n", cb_readl(socket, CB_SOCKET_STATE));
1201 yenta_fixup_parent_bridge(dev->subordinate);
1203 /* Register it with the pcmcia layer.. */
1204 ret = pcmcia_register_socket(&socket->socket);
1205 if (ret == 0) {
1206 /* Add the yenta register attributes */
1207 ret = device_create_file(&dev->dev, &dev_attr_yenta_registers);
1208 if (ret == 0)
1209 goto out;
1211 /* error path... */
1212 pcmcia_unregister_socket(&socket->socket);
1215 unmap:
1216 iounmap(socket->base);
1217 release:
1218 pci_release_regions(dev);
1219 disable:
1220 pci_disable_device(dev);
1221 free:
1222 kfree(socket);
1223 out:
1224 return ret;
1227 #ifdef CONFIG_PM
1228 static int yenta_dev_suspend_noirq(struct device *dev)
1230 struct pci_dev *pdev = to_pci_dev(dev);
1231 struct yenta_socket *socket = pci_get_drvdata(pdev);
1232 int ret;
1234 ret = pcmcia_socket_dev_suspend(dev);
1236 if (!socket)
1237 return ret;
1239 if (socket->type && socket->type->save_state)
1240 socket->type->save_state(socket);
1242 pci_save_state(pdev);
1243 pci_read_config_dword(pdev, 16*4, &socket->saved_state[0]);
1244 pci_read_config_dword(pdev, 17*4, &socket->saved_state[1]);
1245 pci_disable_device(pdev);
1248 * Some laptops (IBM T22) do not like us putting the Cardbus
1249 * bridge into D3. At a guess, some other laptop will
1250 * probably require this, so leave it commented out for now.
1252 /* pci_set_power_state(dev, 3); */
1254 return ret;
1257 static int yenta_dev_resume_noirq(struct device *dev)
1259 struct pci_dev *pdev = to_pci_dev(dev);
1260 struct yenta_socket *socket = pci_get_drvdata(pdev);
1261 int ret;
1263 if (!socket)
1264 return 0;
1266 pci_write_config_dword(pdev, 16*4, socket->saved_state[0]);
1267 pci_write_config_dword(pdev, 17*4, socket->saved_state[1]);
1269 ret = pci_enable_device(pdev);
1270 if (ret)
1271 return ret;
1273 pci_set_master(pdev);
1275 if (socket->type && socket->type->restore_state)
1276 socket->type->restore_state(socket);
1278 pcmcia_socket_dev_early_resume(dev);
1279 return 0;
1282 static int yenta_dev_resume(struct device *dev)
1284 pcmcia_socket_dev_late_resume(dev);
1285 return 0;
1288 static struct dev_pm_ops yenta_pm_ops = {
1289 .suspend_noirq = yenta_dev_suspend_noirq,
1290 .resume_noirq = yenta_dev_resume_noirq,
1291 .resume = yenta_dev_resume,
1292 .freeze_noirq = yenta_dev_suspend_noirq,
1293 .thaw_noirq = yenta_dev_resume_noirq,
1294 .thaw = yenta_dev_resume,
1295 .poweroff_noirq = yenta_dev_suspend_noirq,
1296 .restore_noirq = yenta_dev_resume_noirq,
1297 .restore = yenta_dev_resume,
1300 #define YENTA_PM_OPS (&yenta_pm_ops)
1301 #else
1302 #define YENTA_PM_OPS NULL
1303 #endif
1305 #define CB_ID(vend,dev,type) \
1307 .vendor = vend, \
1308 .device = dev, \
1309 .subvendor = PCI_ANY_ID, \
1310 .subdevice = PCI_ANY_ID, \
1311 .class = PCI_CLASS_BRIDGE_CARDBUS << 8, \
1312 .class_mask = ~0, \
1313 .driver_data = CARDBUS_TYPE_##type, \
1316 static struct pci_device_id yenta_table [] = {
1317 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1031, TI),
1320 * TBD: Check if these TI variants can use more
1321 * advanced overrides instead. (I can't get the
1322 * data sheets for these devices. --rmk)
1324 #ifdef CONFIG_YENTA_TI
1325 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1210, TI),
1327 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1130, TI113X),
1328 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1131, TI113X),
1330 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1211, TI12XX),
1331 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1220, TI12XX),
1332 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1221, TI12XX),
1333 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1225, TI12XX),
1334 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251A, TI12XX),
1335 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251B, TI12XX),
1336 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1420, TI12XX),
1337 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1450, TI12XX),
1338 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1451A, TI12XX),
1339 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1510, TI12XX),
1340 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1520, TI12XX),
1341 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1620, TI12XX),
1342 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4410, TI12XX),
1343 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4450, TI12XX),
1344 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4451, TI12XX),
1345 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4510, TI12XX),
1346 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4520, TI12XX),
1348 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1250, TI1250),
1349 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1410, TI1250),
1351 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX21_XX11, TI12XX),
1352 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X515, TI12XX),
1353 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX12, TI12XX),
1354 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X420, TI12XX),
1355 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X620, TI12XX),
1356 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7410, TI12XX),
1357 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7510, TI12XX),
1358 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7610, TI12XX),
1360 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_710, TI12XX),
1361 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_712, TI12XX),
1362 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_720, TI12XX),
1363 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_722, TI12XX),
1364 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1211, ENE),
1365 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1225, ENE),
1366 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1410, ENE),
1367 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1420, ENE),
1368 #endif /* CONFIG_YENTA_TI */
1370 #ifdef CONFIG_YENTA_RICOH
1371 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C465, RICOH),
1372 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C466, RICOH),
1373 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C475, RICOH),
1374 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, RICOH),
1375 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C478, RICOH),
1376 #endif
1378 #ifdef CONFIG_YENTA_TOSHIBA
1379 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC95, TOPIC95),
1380 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC97, TOPIC97),
1381 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC100, TOPIC97),
1382 #endif
1384 #ifdef CONFIG_YENTA_O2
1385 CB_ID(PCI_VENDOR_ID_O2, PCI_ANY_ID, O2MICRO),
1386 #endif
1388 /* match any cardbus bridge */
1389 CB_ID(PCI_ANY_ID, PCI_ANY_ID, DEFAULT),
1390 { /* all zeroes */ }
1392 MODULE_DEVICE_TABLE(pci, yenta_table);
1395 static struct pci_driver yenta_cardbus_driver = {
1396 .name = "yenta_cardbus",
1397 .id_table = yenta_table,
1398 .probe = yenta_probe,
1399 .remove = __devexit_p(yenta_close),
1400 .driver.pm = YENTA_PM_OPS,
1404 static int __init yenta_socket_init(void)
1406 return pci_register_driver (&yenta_cardbus_driver);
1410 static void __exit yenta_socket_exit (void)
1412 pci_unregister_driver (&yenta_cardbus_driver);
1416 module_init(yenta_socket_init);
1417 module_exit(yenta_socket_exit);
1419 MODULE_LICENSE("GPL");