?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
[AVR32] ATSTK1002: Update defconfig
[linux/fpc-iii.git] / drivers / char / drm / i810_dma.c
blobeb381a7c5beed40920fa577061ebec084331da86
1 /* i810_dma.c -- DMA support for the i810 -*- linux-c -*-
2 * Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
3 *
4 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
5 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
6 * All Rights Reserved.
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
23 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
24 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
25 * DEALINGS IN THE SOFTWARE.
26 *
27 * Authors: Rickard E. (Rik) Faith <faith@valinux.com>
28 * Jeff Hartmann <jhartmann@valinux.com>
29 * Keith Whitwell <keith@tungstengraphics.com>
30 *
31 */
32
33 #include "drmP.h"
34 #include "drm.h"
35 #include "i810_drm.h"
36 #include "i810_drv.h"
37 #include <linux/interrupt.h> /* For task queue support */
38 #include <linux/delay.h>
39 #include <linux/pagemap.h>
40
41 #define I810_BUF_FREE 2
42 #define I810_BUF_CLIENT 1
43 #define I810_BUF_HARDWARE 0
44
45 #define I810_BUF_UNMAPPED 0
46 #define I810_BUF_MAPPED 1
47
48 static struct drm_buf *i810_freelist_get(struct drm_device * dev)
49 {
50 struct drm_device_dma *dma = dev->dma;
51 int i;
52 int used;
53
54 /* Linear search might not be the best solution */
55
56 for (i = 0; i < dma->buf_count; i++) {
57 struct drm_buf *buf = dma->buflist[i];
58 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
59 /* In use is already a pointer */
60 used = cmpxchg(buf_priv->in_use, I810_BUF_FREE,
61 I810_BUF_CLIENT);
62 if (used == I810_BUF_FREE) {
63 return buf;
64 }
65 }
66 return NULL;
67 }
68
69 /* This should only be called if the buffer is not sent to the hardware
70 * yet, the hardware updates in use for us once its on the ring buffer.
71 */
72
73 static int i810_freelist_put(struct drm_device * dev, struct drm_buf * buf)
74 {
75 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
76 int used;
77
78 /* In use is already a pointer */
79 used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_FREE);
80 if (used != I810_BUF_CLIENT) {
81 DRM_ERROR("Freeing buffer thats not in use : %d\n", buf->idx);
82 return -EINVAL;
83 }
84
85 return 0;
86 }
87
88 static int i810_mmap_buffers(struct file *filp, struct vm_area_struct *vma)
89 {
90 struct drm_file *priv = filp->private_data;
91 struct drm_device *dev;
92 drm_i810_private_t *dev_priv;
93 struct drm_buf *buf;
94 drm_i810_buf_priv_t *buf_priv;
95
96 lock_kernel();
97 dev = priv->head->dev;
98 dev_priv = dev->dev_private;
99 buf = dev_priv->mmap_buffer;
100 buf_priv = buf->dev_private;
101
102 vma->vm_flags |= (VM_IO | VM_DONTCOPY);
103 vma->vm_file = filp;
104
105 buf_priv->currently_mapped = I810_BUF_MAPPED;
106 unlock_kernel();
107
108 if (io_remap_pfn_range(vma, vma->vm_start,
109 vma->vm_pgoff,
110 vma->vm_end - vma->vm_start, vma->vm_page_prot))
111 return -EAGAIN;
112 return 0;
113 }
114
115 static const struct file_operations i810_buffer_fops = {
116 .open = drm_open,
117 .release = drm_release,
118 .ioctl = drm_ioctl,
119 .mmap = i810_mmap_buffers,
120 .fasync = drm_fasync,
121 };
122
123 static int i810_map_buffer(struct drm_buf * buf, struct drm_file *file_priv)
124 {
125 struct drm_device *dev = file_priv->head->dev;
126 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
127 drm_i810_private_t *dev_priv = dev->dev_private;
128 const struct file_operations *old_fops;
129 int retcode = 0;
130
131 if (buf_priv->currently_mapped == I810_BUF_MAPPED)
132 return -EINVAL;
133
134 down_write(&current->mm->mmap_sem);
135 old_fops = file_priv->filp->f_op;
136 file_priv->filp->f_op = &i810_buffer_fops;
137 dev_priv->mmap_buffer = buf;
138 buf_priv->virtual = (void *)do_mmap(file_priv->filp, 0, buf->total,
139 PROT_READ | PROT_WRITE,
140 MAP_SHARED, buf->bus_address);
141 dev_priv->mmap_buffer = NULL;
142 file_priv->filp->f_op = old_fops;
143 if (IS_ERR(buf_priv->virtual)) {
144 /* Real error */
145 DRM_ERROR("mmap error\n");
146 retcode = PTR_ERR(buf_priv->virtual);
147 buf_priv->virtual = NULL;
148 }
149 up_write(&current->mm->mmap_sem);
150
151 return retcode;
152 }
153
154 static int i810_unmap_buffer(struct drm_buf * buf)
155 {
156 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
157 int retcode = 0;
158
159 if (buf_priv->currently_mapped != I810_BUF_MAPPED)
160 return -EINVAL;
161
162 down_write(&current->mm->mmap_sem);
163 retcode = do_munmap(current->mm,
164 (unsigned long)buf_priv->virtual,
165 (size_t) buf->total);
166 up_write(&current->mm->mmap_sem);
167
168 buf_priv->currently_mapped = I810_BUF_UNMAPPED;
169 buf_priv->virtual = NULL;
170
171 return retcode;
172 }
173
174 static int i810_dma_get_buffer(struct drm_device * dev, drm_i810_dma_t * d,
175 struct drm_file *file_priv)
176 {
177 struct drm_buf *buf;
178 drm_i810_buf_priv_t *buf_priv;
179 int retcode = 0;
180
181 buf = i810_freelist_get(dev);
182 if (!buf) {
183 retcode = -ENOMEM;
184 DRM_DEBUG("retcode=%d\n", retcode);
185 return retcode;
186 }
187
188 retcode = i810_map_buffer(buf, file_priv);
189 if (retcode) {
190 i810_freelist_put(dev, buf);
191 DRM_ERROR("mapbuf failed, retcode %d\n", retcode);
192 return retcode;
193 }
194 buf->file_priv = file_priv;
195 buf_priv = buf->dev_private;
196 d->granted = 1;
197 d->request_idx = buf->idx;
198 d->request_size = buf->total;
199 d->virtual = buf_priv->virtual;
200
201 return retcode;
202 }
203
204 static int i810_dma_cleanup(struct drm_device * dev)
205 {
206 struct drm_device_dma *dma = dev->dma;
207
208 /* Make sure interrupts are disabled here because the uninstall ioctl
209 * may not have been called from userspace and after dev_private
210 * is freed, it's too late.
211 */
212 if (drm_core_check_feature(dev, DRIVER_HAVE_IRQ) && dev->irq_enabled)
213 drm_irq_uninstall(dev);
214
215 if (dev->dev_private) {
216 int i;
217 drm_i810_private_t *dev_priv =
218 (drm_i810_private_t *) dev->dev_private;
219
220 if (dev_priv->ring.virtual_start) {
221 drm_core_ioremapfree(&dev_priv->ring.map, dev);
222 }
223 if (dev_priv->hw_status_page) {
224 pci_free_consistent(dev->pdev, PAGE_SIZE,
225 dev_priv->hw_status_page,
226 dev_priv->dma_status_page);
227 /* Need to rewrite hardware status page */
228 I810_WRITE(0x02080, 0x1ffff000);
229 }
230 drm_free(dev->dev_private, sizeof(drm_i810_private_t),
231 DRM_MEM_DRIVER);
232 dev->dev_private = NULL;
233
234 for (i = 0; i < dma->buf_count; i++) {
235 struct drm_buf *buf = dma->buflist[i];
236 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
237
238 if (buf_priv->kernel_virtual && buf->total)
239 drm_core_ioremapfree(&buf_priv->map, dev);
240 }
241 }
242 return 0;
243 }
244
245 static int i810_wait_ring(struct drm_device * dev, int n)
246 {
247 drm_i810_private_t *dev_priv = dev->dev_private;
248 drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
249 int iters = 0;
250 unsigned long end;
251 unsigned int last_head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
252
253 end = jiffies + (HZ * 3);
254 while (ring->space < n) {
255 ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
256 ring->space = ring->head - (ring->tail + 8);
257 if (ring->space < 0)
258 ring->space += ring->Size;
259
260 if (ring->head != last_head) {
261 end = jiffies + (HZ * 3);
262 last_head = ring->head;
263 }
264
265 iters++;
266 if (time_before(end, jiffies)) {
267 DRM_ERROR("space: %d wanted %d\n", ring->space, n);
268 DRM_ERROR("lockup\n");
269 goto out_wait_ring;
270 }
271 udelay(1);
272 }
273
274 out_wait_ring:
275 return iters;
276 }
277
278 static void i810_kernel_lost_context(struct drm_device * dev)
279 {
280 drm_i810_private_t *dev_priv = dev->dev_private;
281 drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
282
283 ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
284 ring->tail = I810_READ(LP_RING + RING_TAIL);
285 ring->space = ring->head - (ring->tail + 8);
286 if (ring->space < 0)
287 ring->space += ring->Size;
288 }
289
290 static int i810_freelist_init(struct drm_device * dev, drm_i810_private_t * dev_priv)
291 {
292 struct drm_device_dma *dma = dev->dma;
293 int my_idx = 24;
294 u32 *hw_status = (u32 *) (dev_priv->hw_status_page + my_idx);
295 int i;
296
297 if (dma->buf_count > 1019) {
298 /* Not enough space in the status page for the freelist */
299 return -EINVAL;
300 }
301
302 for (i = 0; i < dma->buf_count; i++) {
303 struct drm_buf *buf = dma->buflist[i];
304 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
305
306 buf_priv->in_use = hw_status++;
307 buf_priv->my_use_idx = my_idx;
308 my_idx += 4;
309
310 *buf_priv->in_use = I810_BUF_FREE;
311
312 buf_priv->map.offset = buf->bus_address;
313 buf_priv->map.size = buf->total;
314 buf_priv->map.type = _DRM_AGP;
315 buf_priv->map.flags = 0;
316 buf_priv->map.mtrr = 0;
317
318 drm_core_ioremap(&buf_priv->map, dev);
319 buf_priv->kernel_virtual = buf_priv->map.handle;
320
321 }
322 return 0;
323 }
324
325 static int i810_dma_initialize(struct drm_device * dev,
326 drm_i810_private_t * dev_priv,
327 drm_i810_init_t * init)
328 {
329 struct drm_map_list *r_list;
330 memset(dev_priv, 0, sizeof(drm_i810_private_t));
331
332 list_for_each_entry(r_list, &dev->maplist, head) {
333 if (r_list->map &&
334 r_list->map->type == _DRM_SHM &&
335 r_list->map->flags & _DRM_CONTAINS_LOCK) {
336 dev_priv->sarea_map = r_list->map;
337 break;
338 }
339 }
340 if (!dev_priv->sarea_map) {
341 dev->dev_private = (void *)dev_priv;
342 i810_dma_cleanup(dev);
343 DRM_ERROR("can not find sarea!\n");
344 return -EINVAL;
345 }
346 dev_priv->mmio_map = drm_core_findmap(dev, init->mmio_offset);
347 if (!dev_priv->mmio_map) {
348 dev->dev_private = (void *)dev_priv;
349 i810_dma_cleanup(dev);
350 DRM_ERROR("can not find mmio map!\n");
351 return -EINVAL;
352 }
353 dev->agp_buffer_token = init->buffers_offset;
354 dev->agp_buffer_map = drm_core_findmap(dev, init->buffers_offset);
355 if (!dev->agp_buffer_map) {
356 dev->dev_private = (void *)dev_priv;
357 i810_dma_cleanup(dev);
358 DRM_ERROR("can not find dma buffer map!\n");
359 return -EINVAL;
360 }
361
362 dev_priv->sarea_priv = (drm_i810_sarea_t *)
363 ((u8 *) dev_priv->sarea_map->handle + init->sarea_priv_offset);
364
365 dev_priv->ring.Start = init->ring_start;
366 dev_priv->ring.End = init->ring_end;
367 dev_priv->ring.Size = init->ring_size;
368
369 dev_priv->ring.map.offset = dev->agp->base + init->ring_start;
370 dev_priv->ring.map.size = init->ring_size;
371 dev_priv->ring.map.type = _DRM_AGP;
372 dev_priv->ring.map.flags = 0;
373 dev_priv->ring.map.mtrr = 0;
374
375 drm_core_ioremap(&dev_priv->ring.map, dev);
376
377 if (dev_priv->ring.map.handle == NULL) {
378 dev->dev_private = (void *)dev_priv;
379 i810_dma_cleanup(dev);
380 DRM_ERROR("can not ioremap virtual address for"
381 " ring buffer\n");
382 return -ENOMEM;
383 }
384
385 dev_priv->ring.virtual_start = dev_priv->ring.map.handle;
386
387 dev_priv->ring.tail_mask = dev_priv->ring.Size - 1;
388
389 dev_priv->w = init->w;
390 dev_priv->h = init->h;
391 dev_priv->pitch = init->pitch;
392 dev_priv->back_offset = init->back_offset;
393 dev_priv->depth_offset = init->depth_offset;
394 dev_priv->front_offset = init->front_offset;
395
396 dev_priv->overlay_offset = init->overlay_offset;
397 dev_priv->overlay_physical = init->overlay_physical;
398
399 dev_priv->front_di1 = init->front_offset | init->pitch_bits;
400 dev_priv->back_di1 = init->back_offset | init->pitch_bits;
401 dev_priv->zi1 = init->depth_offset | init->pitch_bits;
402
403 /* Program Hardware Status Page */
404 dev_priv->hw_status_page =
405 pci_alloc_consistent(dev->pdev, PAGE_SIZE,
406 &dev_priv->dma_status_page);
407 if (!dev_priv->hw_status_page) {
408 dev->dev_private = (void *)dev_priv;
409 i810_dma_cleanup(dev);
410 DRM_ERROR("Can not allocate hardware status page\n");
411 return -ENOMEM;
412 }
413 memset(dev_priv->hw_status_page, 0, PAGE_SIZE);
414 DRM_DEBUG("hw status page @ %p\n", dev_priv->hw_status_page);
415
416 I810_WRITE(0x02080, dev_priv->dma_status_page);
417 DRM_DEBUG("Enabled hardware status page\n");
418
419 /* Now we need to init our freelist */
420 if (i810_freelist_init(dev, dev_priv) != 0) {
421 dev->dev_private = (void *)dev_priv;
422 i810_dma_cleanup(dev);
423 DRM_ERROR("Not enough space in the status page for"
424 " the freelist\n");
425 return -ENOMEM;
426 }
427 dev->dev_private = (void *)dev_priv;
428
429 return 0;
430 }
431
432 static int i810_dma_init(struct drm_device *dev, void *data,
433 struct drm_file *file_priv)
434 {
435 drm_i810_private_t *dev_priv;
436 drm_i810_init_t *init = data;
437 int retcode = 0;
438
439 switch (init->func) {
440 case I810_INIT_DMA_1_4:
441 DRM_INFO("Using v1.4 init.\n");
442 dev_priv = drm_alloc(sizeof(drm_i810_private_t),
443 DRM_MEM_DRIVER);
444 if (dev_priv == NULL)
445 return -ENOMEM;
446 retcode = i810_dma_initialize(dev, dev_priv, init);
447 break;
448
449 case I810_CLEANUP_DMA:
450 DRM_INFO("DMA Cleanup\n");
451 retcode = i810_dma_cleanup(dev);
452 break;
453 default:
454 return -EINVAL;
455 }
456
457 return retcode;
458 }
459
460 /* Most efficient way to verify state for the i810 is as it is
461 * emitted. Non-conformant state is silently dropped.
462 *
463 * Use 'volatile' & local var tmp to force the emitted values to be
464 * identical to the verified ones.
465 */
466 static void i810EmitContextVerified(struct drm_device * dev,
467 volatile unsigned int *code)
468 {
469 drm_i810_private_t *dev_priv = dev->dev_private;
470 int i, j = 0;
471 unsigned int tmp;
472 RING_LOCALS;
473
474 BEGIN_LP_RING(I810_CTX_SETUP_SIZE);
475
476 OUT_RING(GFX_OP_COLOR_FACTOR);
477 OUT_RING(code[I810_CTXREG_CF1]);
478
479 OUT_RING(GFX_OP_STIPPLE);
480 OUT_RING(code[I810_CTXREG_ST1]);
481
482 for (i = 4; i < I810_CTX_SETUP_SIZE; i++) {
483 tmp = code[i];
484
485 if ((tmp & (7 << 29)) == (3 << 29) &&
486 (tmp & (0x1f << 24)) < (0x1d << 24)) {
487 OUT_RING(tmp);
488 j++;
489 } else
490 printk("constext state dropped!!!\n");
491 }
492
493 if (j & 1)
494 OUT_RING(0);
495
496 ADVANCE_LP_RING();
497 }
498
499 static void i810EmitTexVerified(struct drm_device * dev, volatile unsigned int *code)
500 {
501 drm_i810_private_t *dev_priv = dev->dev_private;
502 int i, j = 0;
503 unsigned int tmp;
504 RING_LOCALS;
505
506 BEGIN_LP_RING(I810_TEX_SETUP_SIZE);
507
508 OUT_RING(GFX_OP_MAP_INFO);
509 OUT_RING(code[I810_TEXREG_MI1]);
510 OUT_RING(code[I810_TEXREG_MI2]);
511 OUT_RING(code[I810_TEXREG_MI3]);
512
513 for (i = 4; i < I810_TEX_SETUP_SIZE; i++) {
514 tmp = code[i];
515
516 if ((tmp & (7 << 29)) == (3 << 29) &&
517 (tmp & (0x1f << 24)) < (0x1d << 24)) {
518 OUT_RING(tmp);
519 j++;
520 } else
521 printk("texture state dropped!!!\n");
522 }
523
524 if (j & 1)
525 OUT_RING(0);
526
527 ADVANCE_LP_RING();
528 }
529
530 /* Need to do some additional checking when setting the dest buffer.
531 */
532 static void i810EmitDestVerified(struct drm_device * dev,
533 volatile unsigned int *code)
534 {
535 drm_i810_private_t *dev_priv = dev->dev_private;
536 unsigned int tmp;
537 RING_LOCALS;
538
539 BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
540
541 tmp = code[I810_DESTREG_DI1];
542 if (tmp == dev_priv->front_di1 || tmp == dev_priv->back_di1) {
543 OUT_RING(CMD_OP_DESTBUFFER_INFO);
544 OUT_RING(tmp);
545 } else
546 DRM_DEBUG("bad di1 %x (allow %x or %x)\n",
547 tmp, dev_priv->front_di1, dev_priv->back_di1);
548
549 /* invarient:
550 */
551 OUT_RING(CMD_OP_Z_BUFFER_INFO);
552 OUT_RING(dev_priv->zi1);
553
554 OUT_RING(GFX_OP_DESTBUFFER_VARS);
555 OUT_RING(code[I810_DESTREG_DV1]);
556
557 OUT_RING(GFX_OP_DRAWRECT_INFO);
558 OUT_RING(code[I810_DESTREG_DR1]);
559 OUT_RING(code[I810_DESTREG_DR2]);
560 OUT_RING(code[I810_DESTREG_DR3]);
561 OUT_RING(code[I810_DESTREG_DR4]);
562 OUT_RING(0);
563
564 ADVANCE_LP_RING();
565 }
566
567 static void i810EmitState(struct drm_device * dev)
568 {
569 drm_i810_private_t *dev_priv = dev->dev_private;
570 drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
571 unsigned int dirty = sarea_priv->dirty;
572
573 DRM_DEBUG("%s %x\n", __FUNCTION__, dirty);
574
575 if (dirty & I810_UPLOAD_BUFFERS) {
576 i810EmitDestVerified(dev, sarea_priv->BufferState);
577 sarea_priv->dirty &= ~I810_UPLOAD_BUFFERS;
578 }
579
580 if (dirty & I810_UPLOAD_CTX) {
581 i810EmitContextVerified(dev, sarea_priv->ContextState);
582 sarea_priv->dirty &= ~I810_UPLOAD_CTX;
583 }
584
585 if (dirty & I810_UPLOAD_TEX0) {
586 i810EmitTexVerified(dev, sarea_priv->TexState[0]);
587 sarea_priv->dirty &= ~I810_UPLOAD_TEX0;
588 }
589
590 if (dirty & I810_UPLOAD_TEX1) {
591 i810EmitTexVerified(dev, sarea_priv->TexState[1]);
592 sarea_priv->dirty &= ~I810_UPLOAD_TEX1;
593 }
594 }
595
596 /* need to verify
597 */
598 static void i810_dma_dispatch_clear(struct drm_device * dev, int flags,
599 unsigned int clear_color,
600 unsigned int clear_zval)
601 {
602 drm_i810_private_t *dev_priv = dev->dev_private;
603 drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
604 int nbox = sarea_priv->nbox;
605 struct drm_clip_rect *pbox = sarea_priv->boxes;
606 int pitch = dev_priv->pitch;
607 int cpp = 2;
608 int i;
609 RING_LOCALS;
610
611 if (dev_priv->current_page == 1) {
612 unsigned int tmp = flags;
613
614 flags &= ~(I810_FRONT | I810_BACK);
615 if (tmp & I810_FRONT)
616 flags |= I810_BACK;
617 if (tmp & I810_BACK)
618 flags |= I810_FRONT;
619 }
620
621 i810_kernel_lost_context(dev);
622
623 if (nbox > I810_NR_SAREA_CLIPRECTS)
624 nbox = I810_NR_SAREA_CLIPRECTS;
625
626 for (i = 0; i < nbox; i++, pbox++) {
627 unsigned int x = pbox->x1;
628 unsigned int y = pbox->y1;
629 unsigned int width = (pbox->x2 - x) * cpp;
630 unsigned int height = pbox->y2 - y;
631 unsigned int start = y * pitch + x * cpp;
632
633 if (pbox->x1 > pbox->x2 ||
634 pbox->y1 > pbox->y2 ||
635 pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
636 continue;
637
638 if (flags & I810_FRONT) {
639 BEGIN_LP_RING(6);
640 OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
641 OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
642 OUT_RING((height << 16) | width);
643 OUT_RING(start);
644 OUT_RING(clear_color);
645 OUT_RING(0);
646 ADVANCE_LP_RING();
647 }
648
649 if (flags & I810_BACK) {
650 BEGIN_LP_RING(6);
651 OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
652 OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
653 OUT_RING((height << 16) | width);
654 OUT_RING(dev_priv->back_offset + start);
655 OUT_RING(clear_color);
656 OUT_RING(0);
657 ADVANCE_LP_RING();
658 }
659
660 if (flags & I810_DEPTH) {
661 BEGIN_LP_RING(6);
662 OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
663 OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
664 OUT_RING((height << 16) | width);
665 OUT_RING(dev_priv->depth_offset + start);
666 OUT_RING(clear_zval);
667 OUT_RING(0);
668 ADVANCE_LP_RING();
669 }
670 }
671 }
672
673 static void i810_dma_dispatch_swap(struct drm_device * dev)
674 {
675 drm_i810_private_t *dev_priv = dev->dev_private;
676 drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
677 int nbox = sarea_priv->nbox;
678 struct drm_clip_rect *pbox = sarea_priv->boxes;
679 int pitch = dev_priv->pitch;
680 int cpp = 2;
681 int i;
682 RING_LOCALS;
683
684 DRM_DEBUG("swapbuffers\n");
685
686 i810_kernel_lost_context(dev);
687
688 if (nbox > I810_NR_SAREA_CLIPRECTS)
689 nbox = I810_NR_SAREA_CLIPRECTS;
690
691 for (i = 0; i < nbox; i++, pbox++) {
692 unsigned int w = pbox->x2 - pbox->x1;
693 unsigned int h = pbox->y2 - pbox->y1;
694 unsigned int dst = pbox->x1 * cpp + pbox->y1 * pitch;
695 unsigned int start = dst;
696
697 if (pbox->x1 > pbox->x2 ||
698 pbox->y1 > pbox->y2 ||
699 pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
700 continue;
701
702 BEGIN_LP_RING(6);
703 OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_SRC_COPY_BLT | 0x4);
704 OUT_RING(pitch | (0xCC << 16));
705 OUT_RING((h << 16) | (w * cpp));
706 if (dev_priv->current_page == 0)
707 OUT_RING(dev_priv->front_offset + start);
708 else
709 OUT_RING(dev_priv->back_offset + start);
710 OUT_RING(pitch);
711 if (dev_priv->current_page == 0)
712 OUT_RING(dev_priv->back_offset + start);
713 else
714 OUT_RING(dev_priv->front_offset + start);
715 ADVANCE_LP_RING();
716 }
717 }
718
719 static void i810_dma_dispatch_vertex(struct drm_device * dev,
720 struct drm_buf * buf, int discard, int used)
721 {
722 drm_i810_private_t *dev_priv = dev->dev_private;
723 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
724 drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
725 struct drm_clip_rect *box = sarea_priv->boxes;
726 int nbox = sarea_priv->nbox;
727 unsigned long address = (unsigned long)buf->bus_address;
728 unsigned long start = address - dev->agp->base;
729 int i = 0;
730 RING_LOCALS;
731
732 i810_kernel_lost_context(dev);
733
734 if (nbox > I810_NR_SAREA_CLIPRECTS)
735 nbox = I810_NR_SAREA_CLIPRECTS;
736
737 if (used > 4 * 1024)
738 used = 0;
739
740 if (sarea_priv->dirty)
741 i810EmitState(dev);
742
743 if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
744 unsigned int prim = (sarea_priv->vertex_prim & PR_MASK);
745
746 *(u32 *) buf_priv->kernel_virtual =
747 ((GFX_OP_PRIMITIVE | prim | ((used / 4) - 2)));
748
749 if (used & 4) {
750 *(u32 *) ((char *) buf_priv->kernel_virtual + used) = 0;
751 used += 4;
752 }
753
754 i810_unmap_buffer(buf);
755 }
756
757 if (used) {
758 do {
759 if (i < nbox) {
760 BEGIN_LP_RING(4);
761 OUT_RING(GFX_OP_SCISSOR | SC_UPDATE_SCISSOR |
762 SC_ENABLE);
763 OUT_RING(GFX_OP_SCISSOR_INFO);
764 OUT_RING(box[i].x1 | (box[i].y1 << 16));
765 OUT_RING((box[i].x2 -
766 1) | ((box[i].y2 - 1) << 16));
767 ADVANCE_LP_RING();
768 }
769
770 BEGIN_LP_RING(4);
771 OUT_RING(CMD_OP_BATCH_BUFFER);
772 OUT_RING(start | BB1_PROTECTED);
773 OUT_RING(start + used - 4);
774 OUT_RING(0);
775 ADVANCE_LP_RING();
776
777 } while (++i < nbox);
778 }
779
780 if (discard) {
781 dev_priv->counter++;
782
783 (void)cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
784 I810_BUF_HARDWARE);
785
786 BEGIN_LP_RING(8);
787 OUT_RING(CMD_STORE_DWORD_IDX);
788 OUT_RING(20);
789 OUT_RING(dev_priv->counter);
790 OUT_RING(CMD_STORE_DWORD_IDX);
791 OUT_RING(buf_priv->my_use_idx);
792 OUT_RING(I810_BUF_FREE);
793 OUT_RING(CMD_REPORT_HEAD);
794 OUT_RING(0);
795 ADVANCE_LP_RING();
796 }
797 }
798
799 static void i810_dma_dispatch_flip(struct drm_device * dev)
800 {
801 drm_i810_private_t *dev_priv = dev->dev_private;
802 int pitch = dev_priv->pitch;
803 RING_LOCALS;
804
805 DRM_DEBUG("%s: page=%d pfCurrentPage=%d\n",
806 __FUNCTION__,
807 dev_priv->current_page,
808 dev_priv->sarea_priv->pf_current_page);
809
810 i810_kernel_lost_context(dev);
811
812 BEGIN_LP_RING(2);
813 OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
814 OUT_RING(0);
815 ADVANCE_LP_RING();
816
817 BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
818 /* On i815 at least ASYNC is buggy */
819 /* pitch<<5 is from 11.2.8 p158,
820 its the pitch / 8 then left shifted 8,
821 so (pitch >> 3) << 8 */
822 OUT_RING(CMD_OP_FRONTBUFFER_INFO | (pitch << 5) /*| ASYNC_FLIP */ );
823 if (dev_priv->current_page == 0) {
824 OUT_RING(dev_priv->back_offset);
825 dev_priv->current_page = 1;
826 } else {
827 OUT_RING(dev_priv->front_offset);
828 dev_priv->current_page = 0;
829 }
830 OUT_RING(0);
831 ADVANCE_LP_RING();
832
833 BEGIN_LP_RING(2);
834 OUT_RING(CMD_OP_WAIT_FOR_EVENT | WAIT_FOR_PLANE_A_FLIP);
835 OUT_RING(0);
836 ADVANCE_LP_RING();
837
838 /* Increment the frame counter. The client-side 3D driver must
839 * throttle the framerate by waiting for this value before
840 * performing the swapbuffer ioctl.
841 */
842 dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
843
844 }
845
846 static void i810_dma_quiescent(struct drm_device * dev)
847 {
848 drm_i810_private_t *dev_priv = dev->dev_private;
849 RING_LOCALS;
850
851 /* printk("%s\n", __FUNCTION__); */
852
853 i810_kernel_lost_context(dev);
854
855 BEGIN_LP_RING(4);
856 OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
857 OUT_RING(CMD_REPORT_HEAD);
858 OUT_RING(0);
859 OUT_RING(0);
860 ADVANCE_LP_RING();
861
862 i810_wait_ring(dev, dev_priv->ring.Size - 8);
863 }
864
865 static int i810_flush_queue(struct drm_device * dev)
866 {
867 drm_i810_private_t *dev_priv = dev->dev_private;
868 struct drm_device_dma *dma = dev->dma;
869 int i, ret = 0;
870 RING_LOCALS;
871
872 /* printk("%s\n", __FUNCTION__); */
873
874 i810_kernel_lost_context(dev);
875
876 BEGIN_LP_RING(2);
877 OUT_RING(CMD_REPORT_HEAD);
878 OUT_RING(0);
879 ADVANCE_LP_RING();
880
881 i810_wait_ring(dev, dev_priv->ring.Size - 8);
882
883 for (i = 0; i < dma->buf_count; i++) {
884 struct drm_buf *buf = dma->buflist[i];
885 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
886
887 int used = cmpxchg(buf_priv->in_use, I810_BUF_HARDWARE,
888 I810_BUF_FREE);
889
890 if (used == I810_BUF_HARDWARE)
891 DRM_DEBUG("reclaimed from HARDWARE\n");
892 if (used == I810_BUF_CLIENT)
893 DRM_DEBUG("still on client\n");
894 }
895
896 return ret;
897 }
898
899 /* Must be called with the lock held */
900 static void i810_reclaim_buffers(struct drm_device * dev,
901 struct drm_file *file_priv)
902 {
903 struct drm_device_dma *dma = dev->dma;
904 int i;
905
906 if (!dma)
907 return;
908 if (!dev->dev_private)
909 return;
910 if (!dma->buflist)
911 return;
912
913 i810_flush_queue(dev);
914
915 for (i = 0; i < dma->buf_count; i++) {
916 struct drm_buf *buf = dma->buflist[i];
917 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
918
919 if (buf->file_priv == file_priv && buf_priv) {
920 int used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
921 I810_BUF_FREE);
922
923 if (used == I810_BUF_CLIENT)
924 DRM_DEBUG("reclaimed from client\n");
925 if (buf_priv->currently_mapped == I810_BUF_MAPPED)
926 buf_priv->currently_mapped = I810_BUF_UNMAPPED;
927 }
928 }
929 }
930
931 static int i810_flush_ioctl(struct drm_device *dev, void *data,
932 struct drm_file *file_priv)
933 {
934 LOCK_TEST_WITH_RETURN(dev, file_priv);
935
936 i810_flush_queue(dev);
937 return 0;
938 }
939
940 static int i810_dma_vertex(struct drm_device *dev, void *data,
941 struct drm_file *file_priv)
942 {
943 struct drm_device_dma *dma = dev->dma;
944 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
945 u32 *hw_status = dev_priv->hw_status_page;
946 drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
947 dev_priv->sarea_priv;
948 drm_i810_vertex_t *vertex = data;
949
950 LOCK_TEST_WITH_RETURN(dev, file_priv);
951
952 DRM_DEBUG("i810 dma vertex, idx %d used %d discard %d\n",
953 vertex->idx, vertex->used, vertex->discard);
954
955 if (vertex->idx < 0 || vertex->idx > dma->buf_count)
956 return -EINVAL;
957
958 i810_dma_dispatch_vertex(dev,
959 dma->buflist[vertex->idx],
960 vertex->discard, vertex->used);
961
962 atomic_add(vertex->used, &dev->counts[_DRM_STAT_SECONDARY]);
963 atomic_inc(&dev->counts[_DRM_STAT_DMA]);
964 sarea_priv->last_enqueue = dev_priv->counter - 1;
965 sarea_priv->last_dispatch = (int)hw_status[5];
966
967 return 0;
968 }
969
970 static int i810_clear_bufs(struct drm_device *dev, void *data,
971 struct drm_file *file_priv)
972 {
973 drm_i810_clear_t *clear = data;
974
975 LOCK_TEST_WITH_RETURN(dev, file_priv);
976
977 /* GH: Someone's doing nasty things... */
978 if (!dev->dev_private) {
979 return -EINVAL;
980 }
981
982 i810_dma_dispatch_clear(dev, clear->flags,
983 clear->clear_color, clear->clear_depth);
984 return 0;
985 }
986
987 static int i810_swap_bufs(struct drm_device *dev, void *data,
988 struct drm_file *file_priv)
989 {
990 DRM_DEBUG("i810_swap_bufs\n");
991
992 LOCK_TEST_WITH_RETURN(dev, file_priv);
993
994 i810_dma_dispatch_swap(dev);
995 return 0;
996 }
997
998 static int i810_getage(struct drm_device *dev, void *data,
999 struct drm_file *file_priv)
1000 {
1001 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1002 u32 *hw_status = dev_priv->hw_status_page;
1003 drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
1004 dev_priv->sarea_priv;
1005
1006 sarea_priv->last_dispatch = (int)hw_status[5];
1007 return 0;
1008 }
1009
1010 static int i810_getbuf(struct drm_device *dev, void *data,
1011 struct drm_file *file_priv)
1012 {
1013 int retcode = 0;
1014 drm_i810_dma_t *d = data;
1015 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1016 u32 *hw_status = dev_priv->hw_status_page;
1017 drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
1018 dev_priv->sarea_priv;
1019
1020 LOCK_TEST_WITH_RETURN(dev, file_priv);
1021
1022 d->granted = 0;
1023
1024 retcode = i810_dma_get_buffer(dev, d, file_priv);
1025
1026 DRM_DEBUG("i810_dma: %d returning %d, granted = %d\n",
1027 task_pid_nr(current), retcode, d->granted);
1028
1029 sarea_priv->last_dispatch = (int)hw_status[5];
1030
1031 return retcode;
1032 }
1033
1034 static int i810_copybuf(struct drm_device *dev, void *data,
1035 struct drm_file *file_priv)
1036 {
1037 /* Never copy - 2.4.x doesn't need it */
1038 return 0;
1039 }
1040
1041 static int i810_docopy(struct drm_device *dev, void *data,
1042 struct drm_file *file_priv)
1043 {
1044 /* Never copy - 2.4.x doesn't need it */
1045 return 0;
1046 }
1047
1048 static void i810_dma_dispatch_mc(struct drm_device * dev, struct drm_buf * buf, int used,
1049 unsigned int last_render)
1050 {
1051 drm_i810_private_t *dev_priv = dev->dev_private;
1052 drm_i810_buf_priv_t *buf_priv = buf->dev_private;
1053 drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
1054 unsigned long address = (unsigned long)buf->bus_address;
1055 unsigned long start = address - dev->agp->base;
1056 int u;
1057 RING_LOCALS;
1058
1059 i810_kernel_lost_context(dev);
1060
1061 u = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_HARDWARE);
1062 if (u != I810_BUF_CLIENT) {
1063 DRM_DEBUG("MC found buffer that isn't mine!\n");
1064 }
1065
1066 if (used > 4 * 1024)
1067 used = 0;
1068
1069 sarea_priv->dirty = 0x7f;
1070
1071 DRM_DEBUG("dispatch mc addr 0x%lx, used 0x%x\n", address, used);
1072
1073 dev_priv->counter++;
1074 DRM_DEBUG("dispatch counter : %ld\n", dev_priv->counter);
1075 DRM_DEBUG("i810_dma_dispatch_mc\n");
1076 DRM_DEBUG("start : %lx\n", start);
1077 DRM_DEBUG("used : %d\n", used);
1078 DRM_DEBUG("start + used - 4 : %ld\n", start + used - 4);
1079
1080 if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
1081 if (used & 4) {
1082 *(u32 *) ((char *) buf_priv->virtual + used) = 0;
1083 used += 4;
1084 }
1085
1086 i810_unmap_buffer(buf);
1087 }
1088 BEGIN_LP_RING(4);
1089 OUT_RING(CMD_OP_BATCH_BUFFER);
1090 OUT_RING(start | BB1_PROTECTED);
1091 OUT_RING(start + used - 4);
1092 OUT_RING(0);
1093 ADVANCE_LP_RING();
1094
1095 BEGIN_LP_RING(8);
1096 OUT_RING(CMD_STORE_DWORD_IDX);
1097 OUT_RING(buf_priv->my_use_idx);
1098 OUT_RING(I810_BUF_FREE);
1099 OUT_RING(0);
1100
1101 OUT_RING(CMD_STORE_DWORD_IDX);
1102 OUT_RING(16);
1103 OUT_RING(last_render);
1104 OUT_RING(0);
1105 ADVANCE_LP_RING();
1106 }
1107
1108 static int i810_dma_mc(struct drm_device *dev, void *data,
1109 struct drm_file *file_priv)
1110 {
1111 struct drm_device_dma *dma = dev->dma;
1112 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1113 u32 *hw_status = dev_priv->hw_status_page;
1114 drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
1115 dev_priv->sarea_priv;
1116 drm_i810_mc_t *mc = data;
1117
1118 LOCK_TEST_WITH_RETURN(dev, file_priv);
1119
1120 if (mc->idx >= dma->buf_count || mc->idx < 0)
1121 return -EINVAL;
1122
1123 i810_dma_dispatch_mc(dev, dma->buflist[mc->idx], mc->used,
1124 mc->last_render);
1125
1126 atomic_add(mc->used, &dev->counts[_DRM_STAT_SECONDARY]);
1127 atomic_inc(&dev->counts[_DRM_STAT_DMA]);
1128 sarea_priv->last_enqueue = dev_priv->counter - 1;
1129 sarea_priv->last_dispatch = (int)hw_status[5];
1130
1131 return 0;
1132 }
1133
1134 static int i810_rstatus(struct drm_device *dev, void *data,
1135 struct drm_file *file_priv)
1136 {
1137 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1138
1139 return (int)(((u32 *) (dev_priv->hw_status_page))[4]);
1140 }
1141
1142 static int i810_ov0_info(struct drm_device *dev, void *data,
1143 struct drm_file *file_priv)
1144 {
1145 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1146 drm_i810_overlay_t *ov = data;
1147
1148 ov->offset = dev_priv->overlay_offset;
1149 ov->physical = dev_priv->overlay_physical;
1150
1151 return 0;
1152 }
1153
1154 static int i810_fstatus(struct drm_device *dev, void *data,
1155 struct drm_file *file_priv)
1156 {
1157 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1158
1159 LOCK_TEST_WITH_RETURN(dev, file_priv);
1160 return I810_READ(0x30008);
1161 }
1162
1163 static int i810_ov0_flip(struct drm_device *dev, void *data,
1164 struct drm_file *file_priv)
1165 {
1166 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
1167
1168 LOCK_TEST_WITH_RETURN(dev, file_priv);
1169
1170 //Tell the overlay to update
1171 I810_WRITE(0x30000, dev_priv->overlay_physical | 0x80000000);
1172
1173 return 0;
1174 }
1175
1176 /* Not sure why this isn't set all the time:
1177 */
1178 static void i810_do_init_pageflip(struct drm_device * dev)
1179 {
1180 drm_i810_private_t *dev_priv = dev->dev_private;
1181
1182 DRM_DEBUG("%s\n", __FUNCTION__);
1183 dev_priv->page_flipping = 1;
1184 dev_priv->current_page = 0;
1185 dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
1186 }
1187
1188 static int i810_do_cleanup_pageflip(struct drm_device * dev)
1189 {
1190 drm_i810_private_t *dev_priv = dev->dev_private;
1191
1192 DRM_DEBUG("%s\n", __FUNCTION__);
1193 if (dev_priv->current_page != 0)
1194 i810_dma_dispatch_flip(dev);
1195
1196 dev_priv->page_flipping = 0;
1197 return 0;
1198 }
1199
1200 static int i810_flip_bufs(struct drm_device *dev, void *data,
1201 struct drm_file *file_priv)
1202 {
1203 drm_i810_private_t *dev_priv = dev->dev_private;
1204
1205 DRM_DEBUG("%s\n", __FUNCTION__);
1206
1207 LOCK_TEST_WITH_RETURN(dev, file_priv);
1208
1209 if (!dev_priv->page_flipping)
1210 i810_do_init_pageflip(dev);
1211
1212 i810_dma_dispatch_flip(dev);
1213 return 0;
1214 }
1215
1216 int i810_driver_load(struct drm_device *dev, unsigned long flags)
1217 {
1218 /* i810 has 4 more counters */
1219 dev->counters += 4;
1220 dev->types[6] = _DRM_STAT_IRQ;
1221 dev->types[7] = _DRM_STAT_PRIMARY;
1222 dev->types[8] = _DRM_STAT_SECONDARY;
1223 dev->types[9] = _DRM_STAT_DMA;
1224
1225 return 0;
1226 }
1227
1228 void i810_driver_lastclose(struct drm_device * dev)
1229 {
1230 i810_dma_cleanup(dev);
1231 }
1232
1233 void i810_driver_preclose(struct drm_device * dev, struct drm_file *file_priv)
1234 {
1235 if (dev->dev_private) {
1236 drm_i810_private_t *dev_priv = dev->dev_private;
1237 if (dev_priv->page_flipping) {
1238 i810_do_cleanup_pageflip(dev);
1239 }
1240 }
1241 }
1242
1243 void i810_driver_reclaim_buffers_locked(struct drm_device * dev,
1244 struct drm_file *file_priv)
1245 {
1246 i810_reclaim_buffers(dev, file_priv);
1247 }
1248
1249 int i810_driver_dma_quiescent(struct drm_device * dev)
1250 {
1251 i810_dma_quiescent(dev);
1252 return 0;
1253 }
1254
1255 struct drm_ioctl_desc i810_ioctls[] = {
1256 DRM_IOCTL_DEF(DRM_I810_INIT, i810_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1257 DRM_IOCTL_DEF(DRM_I810_VERTEX, i810_dma_vertex, DRM_AUTH),
1258 DRM_IOCTL_DEF(DRM_I810_CLEAR, i810_clear_bufs, DRM_AUTH),
1259 DRM_IOCTL_DEF(DRM_I810_FLUSH, i810_flush_ioctl, DRM_AUTH),
1260 DRM_IOCTL_DEF(DRM_I810_GETAGE, i810_getage, DRM_AUTH),
1261 DRM_IOCTL_DEF(DRM_I810_GETBUF, i810_getbuf, DRM_AUTH),
1262 DRM_IOCTL_DEF(DRM_I810_SWAP, i810_swap_bufs, DRM_AUTH),
1263 DRM_IOCTL_DEF(DRM_I810_COPY, i810_copybuf, DRM_AUTH),
1264 DRM_IOCTL_DEF(DRM_I810_DOCOPY, i810_docopy, DRM_AUTH),
1265 DRM_IOCTL_DEF(DRM_I810_OV0INFO, i810_ov0_info, DRM_AUTH),
1266 DRM_IOCTL_DEF(DRM_I810_FSTATUS, i810_fstatus, DRM_AUTH),
1267 DRM_IOCTL_DEF(DRM_I810_OV0FLIP, i810_ov0_flip, DRM_AUTH),
1268 DRM_IOCTL_DEF(DRM_I810_MC, i810_dma_mc, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1269 DRM_IOCTL_DEF(DRM_I810_RSTATUS, i810_rstatus, DRM_AUTH),
1270 DRM_IOCTL_DEF(DRM_I810_FLIP, i810_flip_bufs, DRM_AUTH)
1271 };
1272
1273 int i810_max_ioctl = DRM_ARRAY_SIZE(i810_ioctls);
1274
1275 /**
1276 * Determine if the device really is AGP or not.
1277 *
1278 * All Intel graphics chipsets are treated as AGP, even if they are really
1279 * PCI-e.
1280 *
1281 * \param dev The device to be tested.
1282 *
1283 * \returns
1284 * A value of 1 is always retured to indictate every i810 is AGP.
1285 */
1286 int i810_driver_device_is_agp(struct drm_device * dev)
1287 {
1288 return 1;
1289 }
Linux with added FPC-III support