?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
x86/mm/pat: Don't report PAT on CPUs that don't support it
[linux/fpc-iii.git] / sound / pci / maestro3.c
blobcafea6dc5c0105b6d1bdedc3545c5b1bcac925ec
1 /*
2 * Driver for ESS Maestro3/Allegro (ES1988) soundcards.
3 * Copyright (c) 2000 by Zach Brown <zab@zabbo.net>
4 * Takashi Iwai <tiwai@suse.de>
5 *
6 * Most of the hardware init stuffs are based on maestro3 driver for
7 * OSS/Free by Zach Brown. Many thanks to Zach!
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 *
23 *
24 * ChangeLog:
25 * Aug. 27, 2001
26 * - Fixed deadlock on capture
27 * - Added Canyon3D-2 support by Rob Riggs <rob@pangalactic.org>
28 *
29 */
30
31 #define CARD_NAME "ESS Maestro3/Allegro/Canyon3D-2"
32 #define DRIVER_NAME "Maestro3"
33
34 #include <linux/io.h>
35 #include <linux/delay.h>
36 #include <linux/interrupt.h>
37 #include <linux/init.h>
38 #include <linux/pci.h>
39 #include <linux/dma-mapping.h>
40 #include <linux/slab.h>
41 #include <linux/vmalloc.h>
42 #include <linux/module.h>
43 #include <linux/firmware.h>
44 #include <linux/input.h>
45 #include <sound/core.h>
46 #include <sound/info.h>
47 #include <sound/control.h>
48 #include <sound/pcm.h>
49 #include <sound/mpu401.h>
50 #include <sound/ac97_codec.h>
51 #include <sound/initval.h>
52 #include <asm/byteorder.h>
53
54 MODULE_AUTHOR("Zach Brown <zab@zabbo.net>, Takashi Iwai <tiwai@suse.de>");
55 MODULE_DESCRIPTION("ESS Maestro3 PCI");
56 MODULE_LICENSE("GPL");
57 MODULE_SUPPORTED_DEVICE("{{ESS,Maestro3 PCI},"
58 "{ESS,ES1988},"
59 "{ESS,Allegro PCI},"
60 "{ESS,Allegro-1 PCI},"
61 "{ESS,Canyon3D-2/LE PCI}}");
62 MODULE_FIRMWARE("ess/maestro3_assp_kernel.fw");
63 MODULE_FIRMWARE("ess/maestro3_assp_minisrc.fw");
64
65 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
66 static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
67 static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* all enabled */
68 static bool external_amp[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1};
69 static int amp_gpio[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = -1};
70
71 module_param_array(index, int, NULL, 0444);
72 MODULE_PARM_DESC(index, "Index value for " CARD_NAME " soundcard.");
73 module_param_array(id, charp, NULL, 0444);
74 MODULE_PARM_DESC(id, "ID string for " CARD_NAME " soundcard.");
75 module_param_array(enable, bool, NULL, 0444);
76 MODULE_PARM_DESC(enable, "Enable this soundcard.");
77 module_param_array(external_amp, bool, NULL, 0444);
78 MODULE_PARM_DESC(external_amp, "Enable external amp for " CARD_NAME " soundcard.");
79 module_param_array(amp_gpio, int, NULL, 0444);
80 MODULE_PARM_DESC(amp_gpio, "GPIO pin number for external amp. (default = -1)");
81
82 #define MAX_PLAYBACKS 2
83 #define MAX_CAPTURES 1
84 #define NR_DSPS (MAX_PLAYBACKS + MAX_CAPTURES)
85
86
87 /*
88 * maestro3 registers
89 */
90
91 /* Allegro PCI configuration registers */
92 #define PCI_LEGACY_AUDIO_CTRL 0x40
93 #define SOUND_BLASTER_ENABLE 0x00000001
94 #define FM_SYNTHESIS_ENABLE 0x00000002
95 #define GAME_PORT_ENABLE 0x00000004
96 #define MPU401_IO_ENABLE 0x00000008
97 #define MPU401_IRQ_ENABLE 0x00000010
98 #define ALIAS_10BIT_IO 0x00000020
99 #define SB_DMA_MASK 0x000000C0
100 #define SB_DMA_0 0x00000040
101 #define SB_DMA_1 0x00000040
102 #define SB_DMA_R 0x00000080
103 #define SB_DMA_3 0x000000C0
104 #define SB_IRQ_MASK 0x00000700
105 #define SB_IRQ_5 0x00000000
106 #define SB_IRQ_7 0x00000100
107 #define SB_IRQ_9 0x00000200
108 #define SB_IRQ_10 0x00000300
109 #define MIDI_IRQ_MASK 0x00003800
110 #define SERIAL_IRQ_ENABLE 0x00004000
111 #define DISABLE_LEGACY 0x00008000
112
113 #define PCI_ALLEGRO_CONFIG 0x50
114 #define SB_ADDR_240 0x00000004
115 #define MPU_ADDR_MASK 0x00000018
116 #define MPU_ADDR_330 0x00000000
117 #define MPU_ADDR_300 0x00000008
118 #define MPU_ADDR_320 0x00000010
119 #define MPU_ADDR_340 0x00000018
120 #define USE_PCI_TIMING 0x00000040
121 #define POSTED_WRITE_ENABLE 0x00000080
122 #define DMA_POLICY_MASK 0x00000700
123 #define DMA_DDMA 0x00000000
124 #define DMA_TDMA 0x00000100
125 #define DMA_PCPCI 0x00000200
126 #define DMA_WBDMA16 0x00000400
127 #define DMA_WBDMA4 0x00000500
128 #define DMA_WBDMA2 0x00000600
129 #define DMA_WBDMA1 0x00000700
130 #define DMA_SAFE_GUARD 0x00000800
131 #define HI_PERF_GP_ENABLE 0x00001000
132 #define PIC_SNOOP_MODE_0 0x00002000
133 #define PIC_SNOOP_MODE_1 0x00004000
134 #define SOUNDBLASTER_IRQ_MASK 0x00008000
135 #define RING_IN_ENABLE 0x00010000
136 #define SPDIF_TEST_MODE 0x00020000
137 #define CLK_MULT_MODE_SELECT_2 0x00040000
138 #define EEPROM_WRITE_ENABLE 0x00080000
139 #define CODEC_DIR_IN 0x00100000
140 #define HV_BUTTON_FROM_GD 0x00200000
141 #define REDUCED_DEBOUNCE 0x00400000
142 #define HV_CTRL_ENABLE 0x00800000
143 #define SPDIF_ENABLE 0x01000000
144 #define CLK_DIV_SELECT 0x06000000
145 #define CLK_DIV_BY_48 0x00000000
146 #define CLK_DIV_BY_49 0x02000000
147 #define CLK_DIV_BY_50 0x04000000
148 #define CLK_DIV_RESERVED 0x06000000
149 #define PM_CTRL_ENABLE 0x08000000
150 #define CLK_MULT_MODE_SELECT 0x30000000
151 #define CLK_MULT_MODE_SHIFT 28
152 #define CLK_MULT_MODE_0 0x00000000
153 #define CLK_MULT_MODE_1 0x10000000
154 #define CLK_MULT_MODE_2 0x20000000
155 #define CLK_MULT_MODE_3 0x30000000
156 #define INT_CLK_SELECT 0x40000000
157 #define INT_CLK_MULT_RESET 0x80000000
158
159 /* M3 */
160 #define INT_CLK_SRC_NOT_PCI 0x00100000
161 #define INT_CLK_MULT_ENABLE 0x80000000
162
163 #define PCI_ACPI_CONTROL 0x54
164 #define PCI_ACPI_D0 0x00000000
165 #define PCI_ACPI_D1 0xB4F70000
166 #define PCI_ACPI_D2 0xB4F7B4F7
167
168 #define PCI_USER_CONFIG 0x58
169 #define EXT_PCI_MASTER_ENABLE 0x00000001
170 #define SPDIF_OUT_SELECT 0x00000002
171 #define TEST_PIN_DIR_CTRL 0x00000004
172 #define AC97_CODEC_TEST 0x00000020
173 #define TRI_STATE_BUFFER 0x00000080
174 #define IN_CLK_12MHZ_SELECT 0x00000100
175 #define MULTI_FUNC_DISABLE 0x00000200
176 #define EXT_MASTER_PAIR_SEL 0x00000400
177 #define PCI_MASTER_SUPPORT 0x00000800
178 #define STOP_CLOCK_ENABLE 0x00001000
179 #define EAPD_DRIVE_ENABLE 0x00002000
180 #define REQ_TRI_STATE_ENABLE 0x00004000
181 #define REQ_LOW_ENABLE 0x00008000
182 #define MIDI_1_ENABLE 0x00010000
183 #define MIDI_2_ENABLE 0x00020000
184 #define SB_AUDIO_SYNC 0x00040000
185 #define HV_CTRL_TEST 0x00100000
186 #define SOUNDBLASTER_TEST 0x00400000
187
188 #define PCI_USER_CONFIG_C 0x5C
189
190 #define PCI_DDMA_CTRL 0x60
191 #define DDMA_ENABLE 0x00000001
192
193
194 /* Allegro registers */
195 #define HOST_INT_CTRL 0x18
196 #define SB_INT_ENABLE 0x0001
197 #define MPU401_INT_ENABLE 0x0002
198 #define ASSP_INT_ENABLE 0x0010
199 #define RING_INT_ENABLE 0x0020
200 #define HV_INT_ENABLE 0x0040
201 #define CLKRUN_GEN_ENABLE 0x0100
202 #define HV_CTRL_TO_PME 0x0400
203 #define SOFTWARE_RESET_ENABLE 0x8000
204
205 /*
206 * should be using the above defines, probably.
207 */
208 #define REGB_ENABLE_RESET 0x01
209 #define REGB_STOP_CLOCK 0x10
210
211 #define HOST_INT_STATUS 0x1A
212 #define SB_INT_PENDING 0x01
213 #define MPU401_INT_PENDING 0x02
214 #define ASSP_INT_PENDING 0x10
215 #define RING_INT_PENDING 0x20
216 #define HV_INT_PENDING 0x40
217
218 #define HARDWARE_VOL_CTRL 0x1B
219 #define SHADOW_MIX_REG_VOICE 0x1C
220 #define HW_VOL_COUNTER_VOICE 0x1D
221 #define SHADOW_MIX_REG_MASTER 0x1E
222 #define HW_VOL_COUNTER_MASTER 0x1F
223
224 #define CODEC_COMMAND 0x30
225 #define CODEC_READ_B 0x80
226
227 #define CODEC_STATUS 0x30
228 #define CODEC_BUSY_B 0x01
229
230 #define CODEC_DATA 0x32
231
232 #define RING_BUS_CTRL_A 0x36
233 #define RAC_PME_ENABLE 0x0100
234 #define RAC_SDFS_ENABLE 0x0200
235 #define LAC_PME_ENABLE 0x0400
236 #define LAC_SDFS_ENABLE 0x0800
237 #define SERIAL_AC_LINK_ENABLE 0x1000
238 #define IO_SRAM_ENABLE 0x2000
239 #define IIS_INPUT_ENABLE 0x8000
240
241 #define RING_BUS_CTRL_B 0x38
242 #define SECOND_CODEC_ID_MASK 0x0003
243 #define SPDIF_FUNC_ENABLE 0x0010
244 #define SECOND_AC_ENABLE 0x0020
245 #define SB_MODULE_INTF_ENABLE 0x0040
246 #define SSPE_ENABLE 0x0040
247 #define M3I_DOCK_ENABLE 0x0080
248
249 #define SDO_OUT_DEST_CTRL 0x3A
250 #define COMMAND_ADDR_OUT 0x0003
251 #define PCM_LR_OUT_LOCAL 0x0000
252 #define PCM_LR_OUT_REMOTE 0x0004
253 #define PCM_LR_OUT_MUTE 0x0008
254 #define PCM_LR_OUT_BOTH 0x000C
255 #define LINE1_DAC_OUT_LOCAL 0x0000
256 #define LINE1_DAC_OUT_REMOTE 0x0010
257 #define LINE1_DAC_OUT_MUTE 0x0020
258 #define LINE1_DAC_OUT_BOTH 0x0030
259 #define PCM_CLS_OUT_LOCAL 0x0000
260 #define PCM_CLS_OUT_REMOTE 0x0040
261 #define PCM_CLS_OUT_MUTE 0x0080
262 #define PCM_CLS_OUT_BOTH 0x00C0
263 #define PCM_RLF_OUT_LOCAL 0x0000
264 #define PCM_RLF_OUT_REMOTE 0x0100
265 #define PCM_RLF_OUT_MUTE 0x0200
266 #define PCM_RLF_OUT_BOTH 0x0300
267 #define LINE2_DAC_OUT_LOCAL 0x0000
268 #define LINE2_DAC_OUT_REMOTE 0x0400
269 #define LINE2_DAC_OUT_MUTE 0x0800
270 #define LINE2_DAC_OUT_BOTH 0x0C00
271 #define HANDSET_OUT_LOCAL 0x0000
272 #define HANDSET_OUT_REMOTE 0x1000
273 #define HANDSET_OUT_MUTE 0x2000
274 #define HANDSET_OUT_BOTH 0x3000
275 #define IO_CTRL_OUT_LOCAL 0x0000
276 #define IO_CTRL_OUT_REMOTE 0x4000
277 #define IO_CTRL_OUT_MUTE 0x8000
278 #define IO_CTRL_OUT_BOTH 0xC000
279
280 #define SDO_IN_DEST_CTRL 0x3C
281 #define STATUS_ADDR_IN 0x0003
282 #define PCM_LR_IN_LOCAL 0x0000
283 #define PCM_LR_IN_REMOTE 0x0004
284 #define PCM_LR_RESERVED 0x0008
285 #define PCM_LR_IN_BOTH 0x000C
286 #define LINE1_ADC_IN_LOCAL 0x0000
287 #define LINE1_ADC_IN_REMOTE 0x0010
288 #define LINE1_ADC_IN_MUTE 0x0020
289 #define MIC_ADC_IN_LOCAL 0x0000
290 #define MIC_ADC_IN_REMOTE 0x0040
291 #define MIC_ADC_IN_MUTE 0x0080
292 #define LINE2_DAC_IN_LOCAL 0x0000
293 #define LINE2_DAC_IN_REMOTE 0x0400
294 #define LINE2_DAC_IN_MUTE 0x0800
295 #define HANDSET_IN_LOCAL 0x0000
296 #define HANDSET_IN_REMOTE 0x1000
297 #define HANDSET_IN_MUTE 0x2000
298 #define IO_STATUS_IN_LOCAL 0x0000
299 #define IO_STATUS_IN_REMOTE 0x4000
300
301 #define SPDIF_IN_CTRL 0x3E
302 #define SPDIF_IN_ENABLE 0x0001
303
304 #define GPIO_DATA 0x60
305 #define GPIO_DATA_MASK 0x0FFF
306 #define GPIO_HV_STATUS 0x3000
307 #define GPIO_PME_STATUS 0x4000
308
309 #define GPIO_MASK 0x64
310 #define GPIO_DIRECTION 0x68
311 #define GPO_PRIMARY_AC97 0x0001
312 #define GPI_LINEOUT_SENSE 0x0004
313 #define GPO_SECONDARY_AC97 0x0008
314 #define GPI_VOL_DOWN 0x0010
315 #define GPI_VOL_UP 0x0020
316 #define GPI_IIS_CLK 0x0040
317 #define GPI_IIS_LRCLK 0x0080
318 #define GPI_IIS_DATA 0x0100
319 #define GPI_DOCKING_STATUS 0x0100
320 #define GPI_HEADPHONE_SENSE 0x0200
321 #define GPO_EXT_AMP_SHUTDOWN 0x1000
322
323 #define GPO_EXT_AMP_M3 1 /* default m3 amp */
324 #define GPO_EXT_AMP_ALLEGRO 8 /* default allegro amp */
325
326 /* M3 */
327 #define GPO_M3_EXT_AMP_SHUTDN 0x0002
328
329 #define ASSP_INDEX_PORT 0x80
330 #define ASSP_MEMORY_PORT 0x82
331 #define ASSP_DATA_PORT 0x84
332
333 #define MPU401_DATA_PORT 0x98
334 #define MPU401_STATUS_PORT 0x99
335
336 #define CLK_MULT_DATA_PORT 0x9C
337
338 #define ASSP_CONTROL_A 0xA2
339 #define ASSP_0_WS_ENABLE 0x01
340 #define ASSP_CTRL_A_RESERVED1 0x02
341 #define ASSP_CTRL_A_RESERVED2 0x04
342 #define ASSP_CLK_49MHZ_SELECT 0x08
343 #define FAST_PLU_ENABLE 0x10
344 #define ASSP_CTRL_A_RESERVED3 0x20
345 #define DSP_CLK_36MHZ_SELECT 0x40
346
347 #define ASSP_CONTROL_B 0xA4
348 #define RESET_ASSP 0x00
349 #define RUN_ASSP 0x01
350 #define ENABLE_ASSP_CLOCK 0x00
351 #define STOP_ASSP_CLOCK 0x10
352 #define RESET_TOGGLE 0x40
353
354 #define ASSP_CONTROL_C 0xA6
355 #define ASSP_HOST_INT_ENABLE 0x01
356 #define FM_ADDR_REMAP_DISABLE 0x02
357 #define HOST_WRITE_PORT_ENABLE 0x08
358
359 #define ASSP_HOST_INT_STATUS 0xAC
360 #define DSP2HOST_REQ_PIORECORD 0x01
361 #define DSP2HOST_REQ_I2SRATE 0x02
362 #define DSP2HOST_REQ_TIMER 0x04
363
364 /*
365 * ASSP control regs
366 */
367 #define DSP_PORT_TIMER_COUNT 0x06
368
369 #define DSP_PORT_MEMORY_INDEX 0x80
370
371 #define DSP_PORT_MEMORY_TYPE 0x82
372 #define MEMTYPE_INTERNAL_CODE 0x0002
373 #define MEMTYPE_INTERNAL_DATA 0x0003
374 #define MEMTYPE_MASK 0x0003
375
376 #define DSP_PORT_MEMORY_DATA 0x84
377
378 #define DSP_PORT_CONTROL_REG_A 0xA2
379 #define DSP_PORT_CONTROL_REG_B 0xA4
380 #define DSP_PORT_CONTROL_REG_C 0xA6
381
382 #define REV_A_CODE_MEMORY_BEGIN 0x0000
383 #define REV_A_CODE_MEMORY_END 0x0FFF
384 #define REV_A_CODE_MEMORY_UNIT_LENGTH 0x0040
385 #define REV_A_CODE_MEMORY_LENGTH (REV_A_CODE_MEMORY_END - REV_A_CODE_MEMORY_BEGIN + 1)
386
387 #define REV_B_CODE_MEMORY_BEGIN 0x0000
388 #define REV_B_CODE_MEMORY_END 0x0BFF
389 #define REV_B_CODE_MEMORY_UNIT_LENGTH 0x0040
390 #define REV_B_CODE_MEMORY_LENGTH (REV_B_CODE_MEMORY_END - REV_B_CODE_MEMORY_BEGIN + 1)
391
392 #define REV_A_DATA_MEMORY_BEGIN 0x1000
393 #define REV_A_DATA_MEMORY_END 0x2FFF
394 #define REV_A_DATA_MEMORY_UNIT_LENGTH 0x0080
395 #define REV_A_DATA_MEMORY_LENGTH (REV_A_DATA_MEMORY_END - REV_A_DATA_MEMORY_BEGIN + 1)
396
397 #define REV_B_DATA_MEMORY_BEGIN 0x1000
398 #define REV_B_DATA_MEMORY_END 0x2BFF
399 #define REV_B_DATA_MEMORY_UNIT_LENGTH 0x0080
400 #define REV_B_DATA_MEMORY_LENGTH (REV_B_DATA_MEMORY_END - REV_B_DATA_MEMORY_BEGIN + 1)
401
402
403 #define NUM_UNITS_KERNEL_CODE 16
404 #define NUM_UNITS_KERNEL_DATA 2
405
406 #define NUM_UNITS_KERNEL_CODE_WITH_HSP 16
407 #define NUM_UNITS_KERNEL_DATA_WITH_HSP 5
408
409 /*
410 * Kernel data layout
411 */
412
413 #define DP_SHIFT_COUNT 7
414
415 #define KDATA_BASE_ADDR 0x1000
416 #define KDATA_BASE_ADDR2 0x1080
417
418 #define KDATA_TASK0 (KDATA_BASE_ADDR + 0x0000)
419 #define KDATA_TASK1 (KDATA_BASE_ADDR + 0x0001)
420 #define KDATA_TASK2 (KDATA_BASE_ADDR + 0x0002)
421 #define KDATA_TASK3 (KDATA_BASE_ADDR + 0x0003)
422 #define KDATA_TASK4 (KDATA_BASE_ADDR + 0x0004)
423 #define KDATA_TASK5 (KDATA_BASE_ADDR + 0x0005)
424 #define KDATA_TASK6 (KDATA_BASE_ADDR + 0x0006)
425 #define KDATA_TASK7 (KDATA_BASE_ADDR + 0x0007)
426 #define KDATA_TASK_ENDMARK (KDATA_BASE_ADDR + 0x0008)
427
428 #define KDATA_CURRENT_TASK (KDATA_BASE_ADDR + 0x0009)
429 #define KDATA_TASK_SWITCH (KDATA_BASE_ADDR + 0x000A)
430
431 #define KDATA_INSTANCE0_POS3D (KDATA_BASE_ADDR + 0x000B)
432 #define KDATA_INSTANCE1_POS3D (KDATA_BASE_ADDR + 0x000C)
433 #define KDATA_INSTANCE2_POS3D (KDATA_BASE_ADDR + 0x000D)
434 #define KDATA_INSTANCE3_POS3D (KDATA_BASE_ADDR + 0x000E)
435 #define KDATA_INSTANCE4_POS3D (KDATA_BASE_ADDR + 0x000F)
436 #define KDATA_INSTANCE5_POS3D (KDATA_BASE_ADDR + 0x0010)
437 #define KDATA_INSTANCE6_POS3D (KDATA_BASE_ADDR + 0x0011)
438 #define KDATA_INSTANCE7_POS3D (KDATA_BASE_ADDR + 0x0012)
439 #define KDATA_INSTANCE8_POS3D (KDATA_BASE_ADDR + 0x0013)
440 #define KDATA_INSTANCE_POS3D_ENDMARK (KDATA_BASE_ADDR + 0x0014)
441
442 #define KDATA_INSTANCE0_SPKVIRT (KDATA_BASE_ADDR + 0x0015)
443 #define KDATA_INSTANCE_SPKVIRT_ENDMARK (KDATA_BASE_ADDR + 0x0016)
444
445 #define KDATA_INSTANCE0_SPDIF (KDATA_BASE_ADDR + 0x0017)
446 #define KDATA_INSTANCE_SPDIF_ENDMARK (KDATA_BASE_ADDR + 0x0018)
447
448 #define KDATA_INSTANCE0_MODEM (KDATA_BASE_ADDR + 0x0019)
449 #define KDATA_INSTANCE_MODEM_ENDMARK (KDATA_BASE_ADDR + 0x001A)
450
451 #define KDATA_INSTANCE0_SRC (KDATA_BASE_ADDR + 0x001B)
452 #define KDATA_INSTANCE1_SRC (KDATA_BASE_ADDR + 0x001C)
453 #define KDATA_INSTANCE_SRC_ENDMARK (KDATA_BASE_ADDR + 0x001D)
454
455 #define KDATA_INSTANCE0_MINISRC (KDATA_BASE_ADDR + 0x001E)
456 #define KDATA_INSTANCE1_MINISRC (KDATA_BASE_ADDR + 0x001F)
457 #define KDATA_INSTANCE2_MINISRC (KDATA_BASE_ADDR + 0x0020)
458 #define KDATA_INSTANCE3_MINISRC (KDATA_BASE_ADDR + 0x0021)
459 #define KDATA_INSTANCE_MINISRC_ENDMARK (KDATA_BASE_ADDR + 0x0022)
460
461 #define KDATA_INSTANCE0_CPYTHRU (KDATA_BASE_ADDR + 0x0023)
462 #define KDATA_INSTANCE1_CPYTHRU (KDATA_BASE_ADDR + 0x0024)
463 #define KDATA_INSTANCE_CPYTHRU_ENDMARK (KDATA_BASE_ADDR + 0x0025)
464
465 #define KDATA_CURRENT_DMA (KDATA_BASE_ADDR + 0x0026)
466 #define KDATA_DMA_SWITCH (KDATA_BASE_ADDR + 0x0027)
467 #define KDATA_DMA_ACTIVE (KDATA_BASE_ADDR + 0x0028)
468
469 #define KDATA_DMA_XFER0 (KDATA_BASE_ADDR + 0x0029)
470 #define KDATA_DMA_XFER1 (KDATA_BASE_ADDR + 0x002A)
471 #define KDATA_DMA_XFER2 (KDATA_BASE_ADDR + 0x002B)
472 #define KDATA_DMA_XFER3 (KDATA_BASE_ADDR + 0x002C)
473 #define KDATA_DMA_XFER4 (KDATA_BASE_ADDR + 0x002D)
474 #define KDATA_DMA_XFER5 (KDATA_BASE_ADDR + 0x002E)
475 #define KDATA_DMA_XFER6 (KDATA_BASE_ADDR + 0x002F)
476 #define KDATA_DMA_XFER7 (KDATA_BASE_ADDR + 0x0030)
477 #define KDATA_DMA_XFER8 (KDATA_BASE_ADDR + 0x0031)
478 #define KDATA_DMA_XFER_ENDMARK (KDATA_BASE_ADDR + 0x0032)
479
480 #define KDATA_I2S_SAMPLE_COUNT (KDATA_BASE_ADDR + 0x0033)
481 #define KDATA_I2S_INT_METER (KDATA_BASE_ADDR + 0x0034)
482 #define KDATA_I2S_ACTIVE (KDATA_BASE_ADDR + 0x0035)
483
484 #define KDATA_TIMER_COUNT_RELOAD (KDATA_BASE_ADDR + 0x0036)
485 #define KDATA_TIMER_COUNT_CURRENT (KDATA_BASE_ADDR + 0x0037)
486
487 #define KDATA_HALT_SYNCH_CLIENT (KDATA_BASE_ADDR + 0x0038)
488 #define KDATA_HALT_SYNCH_DMA (KDATA_BASE_ADDR + 0x0039)
489 #define KDATA_HALT_ACKNOWLEDGE (KDATA_BASE_ADDR + 0x003A)
490
491 #define KDATA_ADC1_XFER0 (KDATA_BASE_ADDR + 0x003B)
492 #define KDATA_ADC1_XFER_ENDMARK (KDATA_BASE_ADDR + 0x003C)
493 #define KDATA_ADC1_LEFT_VOLUME (KDATA_BASE_ADDR + 0x003D)
494 #define KDATA_ADC1_RIGHT_VOLUME (KDATA_BASE_ADDR + 0x003E)
495 #define KDATA_ADC1_LEFT_SUR_VOL (KDATA_BASE_ADDR + 0x003F)
496 #define KDATA_ADC1_RIGHT_SUR_VOL (KDATA_BASE_ADDR + 0x0040)
497
498 #define KDATA_ADC2_XFER0 (KDATA_BASE_ADDR + 0x0041)
499 #define KDATA_ADC2_XFER_ENDMARK (KDATA_BASE_ADDR + 0x0042)
500 #define KDATA_ADC2_LEFT_VOLUME (KDATA_BASE_ADDR + 0x0043)
501 #define KDATA_ADC2_RIGHT_VOLUME (KDATA_BASE_ADDR + 0x0044)
502 #define KDATA_ADC2_LEFT_SUR_VOL (KDATA_BASE_ADDR + 0x0045)
503 #define KDATA_ADC2_RIGHT_SUR_VOL (KDATA_BASE_ADDR + 0x0046)
504
505 #define KDATA_CD_XFER0 (KDATA_BASE_ADDR + 0x0047)
506 #define KDATA_CD_XFER_ENDMARK (KDATA_BASE_ADDR + 0x0048)
507 #define KDATA_CD_LEFT_VOLUME (KDATA_BASE_ADDR + 0x0049)
508 #define KDATA_CD_RIGHT_VOLUME (KDATA_BASE_ADDR + 0x004A)
509 #define KDATA_CD_LEFT_SUR_VOL (KDATA_BASE_ADDR + 0x004B)
510 #define KDATA_CD_RIGHT_SUR_VOL (KDATA_BASE_ADDR + 0x004C)
511
512 #define KDATA_MIC_XFER0 (KDATA_BASE_ADDR + 0x004D)
513 #define KDATA_MIC_XFER_ENDMARK (KDATA_BASE_ADDR + 0x004E)
514 #define KDATA_MIC_VOLUME (KDATA_BASE_ADDR + 0x004F)
515 #define KDATA_MIC_SUR_VOL (KDATA_BASE_ADDR + 0x0050)
516
517 #define KDATA_I2S_XFER0 (KDATA_BASE_ADDR + 0x0051)
518 #define KDATA_I2S_XFER_ENDMARK (KDATA_BASE_ADDR + 0x0052)
519
520 #define KDATA_CHI_XFER0 (KDATA_BASE_ADDR + 0x0053)
521 #define KDATA_CHI_XFER_ENDMARK (KDATA_BASE_ADDR + 0x0054)
522
523 #define KDATA_SPDIF_XFER (KDATA_BASE_ADDR + 0x0055)
524 #define KDATA_SPDIF_CURRENT_FRAME (KDATA_BASE_ADDR + 0x0056)
525 #define KDATA_SPDIF_FRAME0 (KDATA_BASE_ADDR + 0x0057)
526 #define KDATA_SPDIF_FRAME1 (KDATA_BASE_ADDR + 0x0058)
527 #define KDATA_SPDIF_FRAME2 (KDATA_BASE_ADDR + 0x0059)
528
529 #define KDATA_SPDIF_REQUEST (KDATA_BASE_ADDR + 0x005A)
530 #define KDATA_SPDIF_TEMP (KDATA_BASE_ADDR + 0x005B)
531
532 #define KDATA_SPDIFIN_XFER0 (KDATA_BASE_ADDR + 0x005C)
533 #define KDATA_SPDIFIN_XFER_ENDMARK (KDATA_BASE_ADDR + 0x005D)
534 #define KDATA_SPDIFIN_INT_METER (KDATA_BASE_ADDR + 0x005E)
535
536 #define KDATA_DSP_RESET_COUNT (KDATA_BASE_ADDR + 0x005F)
537 #define KDATA_DEBUG_OUTPUT (KDATA_BASE_ADDR + 0x0060)
538
539 #define KDATA_KERNEL_ISR_LIST (KDATA_BASE_ADDR + 0x0061)
540
541 #define KDATA_KERNEL_ISR_CBSR1 (KDATA_BASE_ADDR + 0x0062)
542 #define KDATA_KERNEL_ISR_CBER1 (KDATA_BASE_ADDR + 0x0063)
543 #define KDATA_KERNEL_ISR_CBCR (KDATA_BASE_ADDR + 0x0064)
544 #define KDATA_KERNEL_ISR_AR0 (KDATA_BASE_ADDR + 0x0065)
545 #define KDATA_KERNEL_ISR_AR1 (KDATA_BASE_ADDR + 0x0066)
546 #define KDATA_KERNEL_ISR_AR2 (KDATA_BASE_ADDR + 0x0067)
547 #define KDATA_KERNEL_ISR_AR3 (KDATA_BASE_ADDR + 0x0068)
548 #define KDATA_KERNEL_ISR_AR4 (KDATA_BASE_ADDR + 0x0069)
549 #define KDATA_KERNEL_ISR_AR5 (KDATA_BASE_ADDR + 0x006A)
550 #define KDATA_KERNEL_ISR_BRCR (KDATA_BASE_ADDR + 0x006B)
551 #define KDATA_KERNEL_ISR_PASR (KDATA_BASE_ADDR + 0x006C)
552 #define KDATA_KERNEL_ISR_PAER (KDATA_BASE_ADDR + 0x006D)
553
554 #define KDATA_CLIENT_SCRATCH0 (KDATA_BASE_ADDR + 0x006E)
555 #define KDATA_CLIENT_SCRATCH1 (KDATA_BASE_ADDR + 0x006F)
556 #define KDATA_KERNEL_SCRATCH (KDATA_BASE_ADDR + 0x0070)
557 #define KDATA_KERNEL_ISR_SCRATCH (KDATA_BASE_ADDR + 0x0071)
558
559 #define KDATA_OUEUE_LEFT (KDATA_BASE_ADDR + 0x0072)
560 #define KDATA_QUEUE_RIGHT (KDATA_BASE_ADDR + 0x0073)
561
562 #define KDATA_ADC1_REQUEST (KDATA_BASE_ADDR + 0x0074)
563 #define KDATA_ADC2_REQUEST (KDATA_BASE_ADDR + 0x0075)
564 #define KDATA_CD_REQUEST (KDATA_BASE_ADDR + 0x0076)
565 #define KDATA_MIC_REQUEST (KDATA_BASE_ADDR + 0x0077)
566
567 #define KDATA_ADC1_MIXER_REQUEST (KDATA_BASE_ADDR + 0x0078)
568 #define KDATA_ADC2_MIXER_REQUEST (KDATA_BASE_ADDR + 0x0079)
569 #define KDATA_CD_MIXER_REQUEST (KDATA_BASE_ADDR + 0x007A)
570 #define KDATA_MIC_MIXER_REQUEST (KDATA_BASE_ADDR + 0x007B)
571 #define KDATA_MIC_SYNC_COUNTER (KDATA_BASE_ADDR + 0x007C)
572
573 /*
574 * second 'segment' (?) reserved for mixer
575 * buffers..
576 */
577
578 #define KDATA_MIXER_WORD0 (KDATA_BASE_ADDR2 + 0x0000)
579 #define KDATA_MIXER_WORD1 (KDATA_BASE_ADDR2 + 0x0001)
580 #define KDATA_MIXER_WORD2 (KDATA_BASE_ADDR2 + 0x0002)
581 #define KDATA_MIXER_WORD3 (KDATA_BASE_ADDR2 + 0x0003)
582 #define KDATA_MIXER_WORD4 (KDATA_BASE_ADDR2 + 0x0004)
583 #define KDATA_MIXER_WORD5 (KDATA_BASE_ADDR2 + 0x0005)
584 #define KDATA_MIXER_WORD6 (KDATA_BASE_ADDR2 + 0x0006)
585 #define KDATA_MIXER_WORD7 (KDATA_BASE_ADDR2 + 0x0007)
586 #define KDATA_MIXER_WORD8 (KDATA_BASE_ADDR2 + 0x0008)
587 #define KDATA_MIXER_WORD9 (KDATA_BASE_ADDR2 + 0x0009)
588 #define KDATA_MIXER_WORDA (KDATA_BASE_ADDR2 + 0x000A)
589 #define KDATA_MIXER_WORDB (KDATA_BASE_ADDR2 + 0x000B)
590 #define KDATA_MIXER_WORDC (KDATA_BASE_ADDR2 + 0x000C)
591 #define KDATA_MIXER_WORDD (KDATA_BASE_ADDR2 + 0x000D)
592 #define KDATA_MIXER_WORDE (KDATA_BASE_ADDR2 + 0x000E)
593 #define KDATA_MIXER_WORDF (KDATA_BASE_ADDR2 + 0x000F)
594
595 #define KDATA_MIXER_XFER0 (KDATA_BASE_ADDR2 + 0x0010)
596 #define KDATA_MIXER_XFER1 (KDATA_BASE_ADDR2 + 0x0011)
597 #define KDATA_MIXER_XFER2 (KDATA_BASE_ADDR2 + 0x0012)
598 #define KDATA_MIXER_XFER3 (KDATA_BASE_ADDR2 + 0x0013)
599 #define KDATA_MIXER_XFER4 (KDATA_BASE_ADDR2 + 0x0014)
600 #define KDATA_MIXER_XFER5 (KDATA_BASE_ADDR2 + 0x0015)
601 #define KDATA_MIXER_XFER6 (KDATA_BASE_ADDR2 + 0x0016)
602 #define KDATA_MIXER_XFER7 (KDATA_BASE_ADDR2 + 0x0017)
603 #define KDATA_MIXER_XFER8 (KDATA_BASE_ADDR2 + 0x0018)
604 #define KDATA_MIXER_XFER9 (KDATA_BASE_ADDR2 + 0x0019)
605 #define KDATA_MIXER_XFER_ENDMARK (KDATA_BASE_ADDR2 + 0x001A)
606
607 #define KDATA_MIXER_TASK_NUMBER (KDATA_BASE_ADDR2 + 0x001B)
608 #define KDATA_CURRENT_MIXER (KDATA_BASE_ADDR2 + 0x001C)
609 #define KDATA_MIXER_ACTIVE (KDATA_BASE_ADDR2 + 0x001D)
610 #define KDATA_MIXER_BANK_STATUS (KDATA_BASE_ADDR2 + 0x001E)
611 #define KDATA_DAC_LEFT_VOLUME (KDATA_BASE_ADDR2 + 0x001F)
612 #define KDATA_DAC_RIGHT_VOLUME (KDATA_BASE_ADDR2 + 0x0020)
613
614 #define MAX_INSTANCE_MINISRC (KDATA_INSTANCE_MINISRC_ENDMARK - KDATA_INSTANCE0_MINISRC)
615 #define MAX_VIRTUAL_DMA_CHANNELS (KDATA_DMA_XFER_ENDMARK - KDATA_DMA_XFER0)
616 #define MAX_VIRTUAL_MIXER_CHANNELS (KDATA_MIXER_XFER_ENDMARK - KDATA_MIXER_XFER0)
617 #define MAX_VIRTUAL_ADC1_CHANNELS (KDATA_ADC1_XFER_ENDMARK - KDATA_ADC1_XFER0)
618
619 /*
620 * client data area offsets
621 */
622 #define CDATA_INSTANCE_READY 0x00
623
624 #define CDATA_HOST_SRC_ADDRL 0x01
625 #define CDATA_HOST_SRC_ADDRH 0x02
626 #define CDATA_HOST_SRC_END_PLUS_1L 0x03
627 #define CDATA_HOST_SRC_END_PLUS_1H 0x04
628 #define CDATA_HOST_SRC_CURRENTL 0x05
629 #define CDATA_HOST_SRC_CURRENTH 0x06
630
631 #define CDATA_IN_BUF_CONNECT 0x07
632 #define CDATA_OUT_BUF_CONNECT 0x08
633
634 #define CDATA_IN_BUF_BEGIN 0x09
635 #define CDATA_IN_BUF_END_PLUS_1 0x0A
636 #define CDATA_IN_BUF_HEAD 0x0B
637 #define CDATA_IN_BUF_TAIL 0x0C
638 #define CDATA_OUT_BUF_BEGIN 0x0D
639 #define CDATA_OUT_BUF_END_PLUS_1 0x0E
640 #define CDATA_OUT_BUF_HEAD 0x0F
641 #define CDATA_OUT_BUF_TAIL 0x10
642
643 #define CDATA_DMA_CONTROL 0x11
644 #define CDATA_RESERVED 0x12
645
646 #define CDATA_FREQUENCY 0x13
647 #define CDATA_LEFT_VOLUME 0x14
648 #define CDATA_RIGHT_VOLUME 0x15
649 #define CDATA_LEFT_SUR_VOL 0x16
650 #define CDATA_RIGHT_SUR_VOL 0x17
651
652 #define CDATA_HEADER_LEN 0x18
653
654 #define SRC3_DIRECTION_OFFSET CDATA_HEADER_LEN
655 #define SRC3_MODE_OFFSET (CDATA_HEADER_LEN + 1)
656 #define SRC3_WORD_LENGTH_OFFSET (CDATA_HEADER_LEN + 2)
657 #define SRC3_PARAMETER_OFFSET (CDATA_HEADER_LEN + 3)
658 #define SRC3_COEFF_ADDR_OFFSET (CDATA_HEADER_LEN + 8)
659 #define SRC3_FILTAP_ADDR_OFFSET (CDATA_HEADER_LEN + 10)
660 #define SRC3_TEMP_INBUF_ADDR_OFFSET (CDATA_HEADER_LEN + 16)
661 #define SRC3_TEMP_OUTBUF_ADDR_OFFSET (CDATA_HEADER_LEN + 17)
662
663 #define MINISRC_IN_BUFFER_SIZE ( 0x50 * 2 )
664 #define MINISRC_OUT_BUFFER_SIZE ( 0x50 * 2 * 2)
665 #define MINISRC_TMP_BUFFER_SIZE ( 112 + ( MINISRC_BIQUAD_STAGE * 3 + 4 ) * 2 * 2 )
666 #define MINISRC_BIQUAD_STAGE 2
667 #define MINISRC_COEF_LOC 0x175
668
669 #define DMACONTROL_BLOCK_MASK 0x000F
670 #define DMAC_BLOCK0_SELECTOR 0x0000
671 #define DMAC_BLOCK1_SELECTOR 0x0001
672 #define DMAC_BLOCK2_SELECTOR 0x0002
673 #define DMAC_BLOCK3_SELECTOR 0x0003
674 #define DMAC_BLOCK4_SELECTOR 0x0004
675 #define DMAC_BLOCK5_SELECTOR 0x0005
676 #define DMAC_BLOCK6_SELECTOR 0x0006
677 #define DMAC_BLOCK7_SELECTOR 0x0007
678 #define DMAC_BLOCK8_SELECTOR 0x0008
679 #define DMAC_BLOCK9_SELECTOR 0x0009
680 #define DMAC_BLOCKA_SELECTOR 0x000A
681 #define DMAC_BLOCKB_SELECTOR 0x000B
682 #define DMAC_BLOCKC_SELECTOR 0x000C
683 #define DMAC_BLOCKD_SELECTOR 0x000D
684 #define DMAC_BLOCKE_SELECTOR 0x000E
685 #define DMAC_BLOCKF_SELECTOR 0x000F
686 #define DMACONTROL_PAGE_MASK 0x00F0
687 #define DMAC_PAGE0_SELECTOR 0x0030
688 #define DMAC_PAGE1_SELECTOR 0x0020
689 #define DMAC_PAGE2_SELECTOR 0x0010
690 #define DMAC_PAGE3_SELECTOR 0x0000
691 #define DMACONTROL_AUTOREPEAT 0x1000
692 #define DMACONTROL_STOPPED 0x2000
693 #define DMACONTROL_DIRECTION 0x0100
694
695 /*
696 * an arbitrary volume we set the internal
697 * volume settings to so that the ac97 volume
698 * range is a little less insane. 0x7fff is
699 * max.
700 */
701 #define ARB_VOLUME ( 0x6800 )
702
703 /*
704 */
705
706 struct m3_list {
707 int curlen;
708 int mem_addr;
709 int max;
710 };
711
712 struct m3_dma {
713
714 int number;
715 struct snd_pcm_substream *substream;
716
717 struct assp_instance {
718 unsigned short code, data;
719 } inst;
720
721 int running;
722 int opened;
723
724 unsigned long buffer_addr;
725 int dma_size;
726 int period_size;
727 unsigned int hwptr;
728 int count;
729
730 int index[3];
731 struct m3_list *index_list[3];
732
733 int in_lists;
734
735 struct list_head list;
736
737 };
738
739 struct snd_m3 {
740
741 struct snd_card *card;
742
743 unsigned long iobase;
744
745 int irq;
746 unsigned int allegro_flag : 1;
747
748 struct snd_ac97 *ac97;
749
750 struct snd_pcm *pcm;
751
752 struct pci_dev *pci;
753
754 int dacs_active;
755 int timer_users;
756
757 struct m3_list msrc_list;
758 struct m3_list mixer_list;
759 struct m3_list adc1_list;
760 struct m3_list dma_list;
761
762 /* for storing reset state..*/
763 u8 reset_state;
764
765 int external_amp;
766 int amp_gpio; /* gpio pin # for external amp, -1 = default */
767 unsigned int hv_config; /* hardware-volume config bits */
768 unsigned irda_workaround :1; /* avoid to touch 0x10 on GPIO_DIRECTION
769 (e.g. for IrDA on Dell Inspirons) */
770 unsigned is_omnibook :1; /* Do HP OmniBook GPIO magic? */
771
772 /* midi */
773 struct snd_rawmidi *rmidi;
774
775 /* pcm streams */
776 int num_substreams;
777 struct m3_dma *substreams;
778
779 spinlock_t reg_lock;
780
781 #ifdef CONFIG_SND_MAESTRO3_INPUT
782 struct input_dev *input_dev;
783 char phys[64]; /* physical device path */
784 #else
785 struct snd_kcontrol *master_switch;
786 struct snd_kcontrol *master_volume;
787 #endif
788 struct work_struct hwvol_work;
789
790 unsigned int in_suspend;
791
792 #ifdef CONFIG_PM_SLEEP
793 u16 *suspend_mem;
794 #endif
795
796 const struct firmware *assp_kernel_image;
797 const struct firmware *assp_minisrc_image;
798 };
799
800 /*
801 * pci ids
802 */
803 static const struct pci_device_id snd_m3_ids[] = {
804 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_ALLEGRO_1, PCI_ANY_ID, PCI_ANY_ID,
805 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
806 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_ALLEGRO, PCI_ANY_ID, PCI_ANY_ID,
807 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
808 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_CANYON3D_2LE, PCI_ANY_ID, PCI_ANY_ID,
809 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
810 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_CANYON3D_2, PCI_ANY_ID, PCI_ANY_ID,
811 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
812 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_MAESTRO3, PCI_ANY_ID, PCI_ANY_ID,
813 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
814 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_MAESTRO3_1, PCI_ANY_ID, PCI_ANY_ID,
815 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
816 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_MAESTRO3_HW, PCI_ANY_ID, PCI_ANY_ID,
817 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
818 {PCI_VENDOR_ID_ESS, PCI_DEVICE_ID_ESS_MAESTRO3_2, PCI_ANY_ID, PCI_ANY_ID,
819 PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0},
820 {0,},
821 };
822
823 MODULE_DEVICE_TABLE(pci, snd_m3_ids);
824
825 static struct snd_pci_quirk m3_amp_quirk_list[] = {
826 SND_PCI_QUIRK(0x0E11, 0x0094, "Compaq Evo N600c", 0x0c),
827 SND_PCI_QUIRK(0x10f7, 0x833e, "Panasonic CF-28", 0x0d),
828 SND_PCI_QUIRK(0x10f7, 0x833d, "Panasonic CF-72", 0x0d),
829 SND_PCI_QUIRK(0x1033, 0x80f1, "NEC LM800J/7", 0x03),
830 SND_PCI_QUIRK(0x1509, 0x1740, "LEGEND ZhaoYang 3100CF", 0x03),
831 { } /* END */
832 };
833
834 static struct snd_pci_quirk m3_irda_quirk_list[] = {
835 SND_PCI_QUIRK(0x1028, 0x00b0, "Dell Inspiron 4000", 1),
836 SND_PCI_QUIRK(0x1028, 0x00a4, "Dell Inspiron 8000", 1),
837 SND_PCI_QUIRK(0x1028, 0x00e6, "Dell Inspiron 8100", 1),
838 { } /* END */
839 };
840
841 /* hardware volume quirks */
842 static struct snd_pci_quirk m3_hv_quirk_list[] = {
843 /* Allegro chips */
844 SND_PCI_QUIRK(0x0E11, 0x002E, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
845 SND_PCI_QUIRK(0x0E11, 0x0094, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
846 SND_PCI_QUIRK(0x0E11, 0xB112, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
847 SND_PCI_QUIRK(0x0E11, 0xB114, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
848 SND_PCI_QUIRK(0x103C, 0x0012, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
849 SND_PCI_QUIRK(0x103C, 0x0018, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
850 SND_PCI_QUIRK(0x103C, 0x001C, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
851 SND_PCI_QUIRK(0x103C, 0x001D, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
852 SND_PCI_QUIRK(0x103C, 0x001E, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
853 SND_PCI_QUIRK(0x107B, 0x3350, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
854 SND_PCI_QUIRK(0x10F7, 0x8338, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
855 SND_PCI_QUIRK(0x10F7, 0x833C, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
856 SND_PCI_QUIRK(0x10F7, 0x833D, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
857 SND_PCI_QUIRK(0x10F7, 0x833E, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
858 SND_PCI_QUIRK(0x10F7, 0x833F, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
859 SND_PCI_QUIRK(0x13BD, 0x1018, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
860 SND_PCI_QUIRK(0x13BD, 0x1019, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
861 SND_PCI_QUIRK(0x13BD, 0x101A, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
862 SND_PCI_QUIRK(0x14FF, 0x0F03, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
863 SND_PCI_QUIRK(0x14FF, 0x0F04, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
864 SND_PCI_QUIRK(0x14FF, 0x0F05, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
865 SND_PCI_QUIRK(0x156D, 0xB400, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
866 SND_PCI_QUIRK(0x156D, 0xB795, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
867 SND_PCI_QUIRK(0x156D, 0xB797, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
868 SND_PCI_QUIRK(0x156D, 0xC700, NULL, HV_CTRL_ENABLE | HV_BUTTON_FROM_GD),
869 SND_PCI_QUIRK(0x1033, 0x80F1, NULL,
870 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
871 SND_PCI_QUIRK(0x103C, 0x001A, NULL, /* HP OmniBook 6100 */
872 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
873 SND_PCI_QUIRK(0x107B, 0x340A, NULL,
874 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
875 SND_PCI_QUIRK(0x107B, 0x3450, NULL,
876 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
877 SND_PCI_QUIRK(0x109F, 0x3134, NULL,
878 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
879 SND_PCI_QUIRK(0x109F, 0x3161, NULL,
880 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
881 SND_PCI_QUIRK(0x144D, 0x3280, NULL,
882 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
883 SND_PCI_QUIRK(0x144D, 0x3281, NULL,
884 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
885 SND_PCI_QUIRK(0x144D, 0xC002, NULL,
886 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
887 SND_PCI_QUIRK(0x144D, 0xC003, NULL,
888 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
889 SND_PCI_QUIRK(0x1509, 0x1740, NULL,
890 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
891 SND_PCI_QUIRK(0x1610, 0x0010, NULL,
892 HV_CTRL_ENABLE | HV_BUTTON_FROM_GD | REDUCED_DEBOUNCE),
893 SND_PCI_QUIRK(0x1042, 0x1042, NULL, HV_CTRL_ENABLE),
894 SND_PCI_QUIRK(0x107B, 0x9500, NULL, HV_CTRL_ENABLE),
895 SND_PCI_QUIRK(0x14FF, 0x0F06, NULL, HV_CTRL_ENABLE),
896 SND_PCI_QUIRK(0x1558, 0x8586, NULL, HV_CTRL_ENABLE),
897 SND_PCI_QUIRK(0x161F, 0x2011, NULL, HV_CTRL_ENABLE),
898 /* Maestro3 chips */
899 SND_PCI_QUIRK(0x103C, 0x000E, NULL, HV_CTRL_ENABLE),
900 SND_PCI_QUIRK(0x103C, 0x0010, NULL, HV_CTRL_ENABLE),
901 SND_PCI_QUIRK(0x103C, 0x0011, NULL, HV_CTRL_ENABLE),
902 SND_PCI_QUIRK(0x103C, 0x001B, NULL, HV_CTRL_ENABLE),
903 SND_PCI_QUIRK(0x104D, 0x80A6, NULL, HV_CTRL_ENABLE),
904 SND_PCI_QUIRK(0x104D, 0x80AA, NULL, HV_CTRL_ENABLE),
905 SND_PCI_QUIRK(0x107B, 0x5300, NULL, HV_CTRL_ENABLE),
906 SND_PCI_QUIRK(0x110A, 0x1998, NULL, HV_CTRL_ENABLE),
907 SND_PCI_QUIRK(0x13BD, 0x1015, NULL, HV_CTRL_ENABLE),
908 SND_PCI_QUIRK(0x13BD, 0x101C, NULL, HV_CTRL_ENABLE),
909 SND_PCI_QUIRK(0x13BD, 0x1802, NULL, HV_CTRL_ENABLE),
910 SND_PCI_QUIRK(0x1599, 0x0715, NULL, HV_CTRL_ENABLE),
911 SND_PCI_QUIRK(0x5643, 0x5643, NULL, HV_CTRL_ENABLE),
912 SND_PCI_QUIRK(0x144D, 0x3260, NULL, HV_CTRL_ENABLE | REDUCED_DEBOUNCE),
913 SND_PCI_QUIRK(0x144D, 0x3261, NULL, HV_CTRL_ENABLE | REDUCED_DEBOUNCE),
914 SND_PCI_QUIRK(0x144D, 0xC000, NULL, HV_CTRL_ENABLE | REDUCED_DEBOUNCE),
915 SND_PCI_QUIRK(0x144D, 0xC001, NULL, HV_CTRL_ENABLE | REDUCED_DEBOUNCE),
916 { } /* END */
917 };
918
919 /* HP Omnibook quirks */
920 static struct snd_pci_quirk m3_omnibook_quirk_list[] = {
921 SND_PCI_QUIRK_ID(0x103c, 0x0010), /* HP OmniBook 6000 */
922 SND_PCI_QUIRK_ID(0x103c, 0x0011), /* HP OmniBook 500 */
923 { } /* END */
924 };
925
926 /*
927 * lowlevel functions
928 */
929
930 static inline void snd_m3_outw(struct snd_m3 *chip, u16 value, unsigned long reg)
931 {
932 outw(value, chip->iobase + reg);
933 }
934
935 static inline u16 snd_m3_inw(struct snd_m3 *chip, unsigned long reg)
936 {
937 return inw(chip->iobase + reg);
938 }
939
940 static inline void snd_m3_outb(struct snd_m3 *chip, u8 value, unsigned long reg)
941 {
942 outb(value, chip->iobase + reg);
943 }
944
945 static inline u8 snd_m3_inb(struct snd_m3 *chip, unsigned long reg)
946 {
947 return inb(chip->iobase + reg);
948 }
949
950 /*
951 * access 16bit words to the code or data regions of the dsp's memory.
952 * index addresses 16bit words.
953 */
954 static u16 snd_m3_assp_read(struct snd_m3 *chip, u16 region, u16 index)
955 {
956 snd_m3_outw(chip, region & MEMTYPE_MASK, DSP_PORT_MEMORY_TYPE);
957 snd_m3_outw(chip, index, DSP_PORT_MEMORY_INDEX);
958 return snd_m3_inw(chip, DSP_PORT_MEMORY_DATA);
959 }
960
961 static void snd_m3_assp_write(struct snd_m3 *chip, u16 region, u16 index, u16 data)
962 {
963 snd_m3_outw(chip, region & MEMTYPE_MASK, DSP_PORT_MEMORY_TYPE);
964 snd_m3_outw(chip, index, DSP_PORT_MEMORY_INDEX);
965 snd_m3_outw(chip, data, DSP_PORT_MEMORY_DATA);
966 }
967
968 static void snd_m3_assp_halt(struct snd_m3 *chip)
969 {
970 chip->reset_state = snd_m3_inb(chip, DSP_PORT_CONTROL_REG_B) & ~REGB_STOP_CLOCK;
971 msleep(10);
972 snd_m3_outb(chip, chip->reset_state & ~REGB_ENABLE_RESET, DSP_PORT_CONTROL_REG_B);
973 }
974
975 static void snd_m3_assp_continue(struct snd_m3 *chip)
976 {
977 snd_m3_outb(chip, chip->reset_state | REGB_ENABLE_RESET, DSP_PORT_CONTROL_REG_B);
978 }
979
980
981 /*
982 * This makes me sad. the maestro3 has lists
983 * internally that must be packed.. 0 terminates,
984 * apparently, or maybe all unused entries have
985 * to be 0, the lists have static lengths set
986 * by the binary code images.
987 */
988
989 static int snd_m3_add_list(struct snd_m3 *chip, struct m3_list *list, u16 val)
990 {
991 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
992 list->mem_addr + list->curlen,
993 val);
994 return list->curlen++;
995 }
996
997 static void snd_m3_remove_list(struct snd_m3 *chip, struct m3_list *list, int index)
998 {
999 u16 val;
1000 int lastindex = list->curlen - 1;
1001
1002 if (index != lastindex) {
1003 val = snd_m3_assp_read(chip, MEMTYPE_INTERNAL_DATA,
1004 list->mem_addr + lastindex);
1005 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1006 list->mem_addr + index,
1007 val);
1008 }
1009
1010 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1011 list->mem_addr + lastindex,
1012 0);
1013
1014 list->curlen--;
1015 }
1016
1017 static void snd_m3_inc_timer_users(struct snd_m3 *chip)
1018 {
1019 chip->timer_users++;
1020 if (chip->timer_users != 1)
1021 return;
1022
1023 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1024 KDATA_TIMER_COUNT_RELOAD,
1025 240);
1026
1027 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1028 KDATA_TIMER_COUNT_CURRENT,
1029 240);
1030
1031 snd_m3_outw(chip,
1032 snd_m3_inw(chip, HOST_INT_CTRL) | CLKRUN_GEN_ENABLE,
1033 HOST_INT_CTRL);
1034 }
1035
1036 static void snd_m3_dec_timer_users(struct snd_m3 *chip)
1037 {
1038 chip->timer_users--;
1039 if (chip->timer_users > 0)
1040 return;
1041
1042 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1043 KDATA_TIMER_COUNT_RELOAD,
1044 0);
1045
1046 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1047 KDATA_TIMER_COUNT_CURRENT,
1048 0);
1049
1050 snd_m3_outw(chip,
1051 snd_m3_inw(chip, HOST_INT_CTRL) & ~CLKRUN_GEN_ENABLE,
1052 HOST_INT_CTRL);
1053 }
1054
1055 /*
1056 * start/stop
1057 */
1058
1059 /* spinlock held! */
1060 static int snd_m3_pcm_start(struct snd_m3 *chip, struct m3_dma *s,
1061 struct snd_pcm_substream *subs)
1062 {
1063 if (! s || ! subs)
1064 return -EINVAL;
1065
1066 snd_m3_inc_timer_users(chip);
1067 switch (subs->stream) {
1068 case SNDRV_PCM_STREAM_PLAYBACK:
1069 chip->dacs_active++;
1070 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1071 s->inst.data + CDATA_INSTANCE_READY, 1);
1072 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1073 KDATA_MIXER_TASK_NUMBER,
1074 chip->dacs_active);
1075 break;
1076 case SNDRV_PCM_STREAM_CAPTURE:
1077 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1078 KDATA_ADC1_REQUEST, 1);
1079 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1080 s->inst.data + CDATA_INSTANCE_READY, 1);
1081 break;
1082 }
1083 return 0;
1084 }
1085
1086 /* spinlock held! */
1087 static int snd_m3_pcm_stop(struct snd_m3 *chip, struct m3_dma *s,
1088 struct snd_pcm_substream *subs)
1089 {
1090 if (! s || ! subs)
1091 return -EINVAL;
1092
1093 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1094 s->inst.data + CDATA_INSTANCE_READY, 0);
1095 snd_m3_dec_timer_users(chip);
1096 switch (subs->stream) {
1097 case SNDRV_PCM_STREAM_PLAYBACK:
1098 chip->dacs_active--;
1099 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1100 KDATA_MIXER_TASK_NUMBER,
1101 chip->dacs_active);
1102 break;
1103 case SNDRV_PCM_STREAM_CAPTURE:
1104 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1105 KDATA_ADC1_REQUEST, 0);
1106 break;
1107 }
1108 return 0;
1109 }
1110
1111 static int
1112 snd_m3_pcm_trigger(struct snd_pcm_substream *subs, int cmd)
1113 {
1114 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1115 struct m3_dma *s = subs->runtime->private_data;
1116 int err = -EINVAL;
1117
1118 if (snd_BUG_ON(!s))
1119 return -ENXIO;
1120
1121 spin_lock(&chip->reg_lock);
1122 switch (cmd) {
1123 case SNDRV_PCM_TRIGGER_START:
1124 case SNDRV_PCM_TRIGGER_RESUME:
1125 if (s->running)
1126 err = -EBUSY;
1127 else {
1128 s->running = 1;
1129 err = snd_m3_pcm_start(chip, s, subs);
1130 }
1131 break;
1132 case SNDRV_PCM_TRIGGER_STOP:
1133 case SNDRV_PCM_TRIGGER_SUSPEND:
1134 if (! s->running)
1135 err = 0; /* should return error? */
1136 else {
1137 s->running = 0;
1138 err = snd_m3_pcm_stop(chip, s, subs);
1139 }
1140 break;
1141 }
1142 spin_unlock(&chip->reg_lock);
1143 return err;
1144 }
1145
1146 /*
1147 * setup
1148 */
1149 static void
1150 snd_m3_pcm_setup1(struct snd_m3 *chip, struct m3_dma *s, struct snd_pcm_substream *subs)
1151 {
1152 int dsp_in_size, dsp_out_size, dsp_in_buffer, dsp_out_buffer;
1153 struct snd_pcm_runtime *runtime = subs->runtime;
1154
1155 if (subs->stream == SNDRV_PCM_STREAM_PLAYBACK) {
1156 dsp_in_size = MINISRC_IN_BUFFER_SIZE - (0x20 * 2);
1157 dsp_out_size = MINISRC_OUT_BUFFER_SIZE - (0x20 * 2);
1158 } else {
1159 dsp_in_size = MINISRC_IN_BUFFER_SIZE - (0x10 * 2);
1160 dsp_out_size = MINISRC_OUT_BUFFER_SIZE - (0x10 * 2);
1161 }
1162 dsp_in_buffer = s->inst.data + (MINISRC_TMP_BUFFER_SIZE / 2);
1163 dsp_out_buffer = dsp_in_buffer + (dsp_in_size / 2) + 1;
1164
1165 s->dma_size = frames_to_bytes(runtime, runtime->buffer_size);
1166 s->period_size = frames_to_bytes(runtime, runtime->period_size);
1167 s->hwptr = 0;
1168 s->count = 0;
1169
1170 #define LO(x) ((x) & 0xffff)
1171 #define HI(x) LO((x) >> 16)
1172
1173 /* host dma buffer pointers */
1174 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1175 s->inst.data + CDATA_HOST_SRC_ADDRL,
1176 LO(s->buffer_addr));
1177
1178 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1179 s->inst.data + CDATA_HOST_SRC_ADDRH,
1180 HI(s->buffer_addr));
1181
1182 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1183 s->inst.data + CDATA_HOST_SRC_END_PLUS_1L,
1184 LO(s->buffer_addr + s->dma_size));
1185
1186 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1187 s->inst.data + CDATA_HOST_SRC_END_PLUS_1H,
1188 HI(s->buffer_addr + s->dma_size));
1189
1190 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1191 s->inst.data + CDATA_HOST_SRC_CURRENTL,
1192 LO(s->buffer_addr));
1193
1194 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1195 s->inst.data + CDATA_HOST_SRC_CURRENTH,
1196 HI(s->buffer_addr));
1197 #undef LO
1198 #undef HI
1199
1200 /* dsp buffers */
1201
1202 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1203 s->inst.data + CDATA_IN_BUF_BEGIN,
1204 dsp_in_buffer);
1205
1206 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1207 s->inst.data + CDATA_IN_BUF_END_PLUS_1,
1208 dsp_in_buffer + (dsp_in_size / 2));
1209
1210 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1211 s->inst.data + CDATA_IN_BUF_HEAD,
1212 dsp_in_buffer);
1213
1214 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1215 s->inst.data + CDATA_IN_BUF_TAIL,
1216 dsp_in_buffer);
1217
1218 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1219 s->inst.data + CDATA_OUT_BUF_BEGIN,
1220 dsp_out_buffer);
1221
1222 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1223 s->inst.data + CDATA_OUT_BUF_END_PLUS_1,
1224 dsp_out_buffer + (dsp_out_size / 2));
1225
1226 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1227 s->inst.data + CDATA_OUT_BUF_HEAD,
1228 dsp_out_buffer);
1229
1230 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1231 s->inst.data + CDATA_OUT_BUF_TAIL,
1232 dsp_out_buffer);
1233 }
1234
1235 static void snd_m3_pcm_setup2(struct snd_m3 *chip, struct m3_dma *s,
1236 struct snd_pcm_runtime *runtime)
1237 {
1238 u32 freq;
1239
1240 /*
1241 * put us in the lists if we're not already there
1242 */
1243 if (! s->in_lists) {
1244 s->index[0] = snd_m3_add_list(chip, s->index_list[0],
1245 s->inst.data >> DP_SHIFT_COUNT);
1246 s->index[1] = snd_m3_add_list(chip, s->index_list[1],
1247 s->inst.data >> DP_SHIFT_COUNT);
1248 s->index[2] = snd_m3_add_list(chip, s->index_list[2],
1249 s->inst.data >> DP_SHIFT_COUNT);
1250 s->in_lists = 1;
1251 }
1252
1253 /* write to 'mono' word */
1254 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1255 s->inst.data + SRC3_DIRECTION_OFFSET + 1,
1256 runtime->channels == 2 ? 0 : 1);
1257 /* write to '8bit' word */
1258 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1259 s->inst.data + SRC3_DIRECTION_OFFSET + 2,
1260 snd_pcm_format_width(runtime->format) == 16 ? 0 : 1);
1261
1262 /* set up dac/adc rate */
1263 freq = ((runtime->rate << 15) + 24000 ) / 48000;
1264 if (freq)
1265 freq--;
1266
1267 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1268 s->inst.data + CDATA_FREQUENCY,
1269 freq);
1270 }
1271
1272
1273 static const struct play_vals {
1274 u16 addr, val;
1275 } pv[] = {
1276 {CDATA_LEFT_VOLUME, ARB_VOLUME},
1277 {CDATA_RIGHT_VOLUME, ARB_VOLUME},
1278 {SRC3_DIRECTION_OFFSET, 0} ,
1279 /* +1, +2 are stereo/16 bit */
1280 {SRC3_DIRECTION_OFFSET + 3, 0x0000}, /* fraction? */
1281 {SRC3_DIRECTION_OFFSET + 4, 0}, /* first l */
1282 {SRC3_DIRECTION_OFFSET + 5, 0}, /* first r */
1283 {SRC3_DIRECTION_OFFSET + 6, 0}, /* second l */
1284 {SRC3_DIRECTION_OFFSET + 7, 0}, /* second r */
1285 {SRC3_DIRECTION_OFFSET + 8, 0}, /* delta l */
1286 {SRC3_DIRECTION_OFFSET + 9, 0}, /* delta r */
1287 {SRC3_DIRECTION_OFFSET + 10, 0x8000}, /* round */
1288 {SRC3_DIRECTION_OFFSET + 11, 0xFF00}, /* higher bute mark */
1289 {SRC3_DIRECTION_OFFSET + 13, 0}, /* temp0 */
1290 {SRC3_DIRECTION_OFFSET + 14, 0}, /* c fraction */
1291 {SRC3_DIRECTION_OFFSET + 15, 0}, /* counter */
1292 {SRC3_DIRECTION_OFFSET + 16, 8}, /* numin */
1293 {SRC3_DIRECTION_OFFSET + 17, 50*2}, /* numout */
1294 {SRC3_DIRECTION_OFFSET + 18, MINISRC_BIQUAD_STAGE - 1}, /* numstage */
1295 {SRC3_DIRECTION_OFFSET + 20, 0}, /* filtertap */
1296 {SRC3_DIRECTION_OFFSET + 21, 0} /* booster */
1297 };
1298
1299
1300 /* the mode passed should be already shifted and masked */
1301 static void
1302 snd_m3_playback_setup(struct snd_m3 *chip, struct m3_dma *s,
1303 struct snd_pcm_substream *subs)
1304 {
1305 unsigned int i;
1306
1307 /*
1308 * some per client initializers
1309 */
1310
1311 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1312 s->inst.data + SRC3_DIRECTION_OFFSET + 12,
1313 s->inst.data + 40 + 8);
1314
1315 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1316 s->inst.data + SRC3_DIRECTION_OFFSET + 19,
1317 s->inst.code + MINISRC_COEF_LOC);
1318
1319 /* enable or disable low pass filter? */
1320 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1321 s->inst.data + SRC3_DIRECTION_OFFSET + 22,
1322 subs->runtime->rate > 45000 ? 0xff : 0);
1323
1324 /* tell it which way dma is going? */
1325 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1326 s->inst.data + CDATA_DMA_CONTROL,
1327 DMACONTROL_AUTOREPEAT + DMAC_PAGE3_SELECTOR + DMAC_BLOCKF_SELECTOR);
1328
1329 /*
1330 * set an armload of static initializers
1331 */
1332 for (i = 0; i < ARRAY_SIZE(pv); i++)
1333 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1334 s->inst.data + pv[i].addr, pv[i].val);
1335 }
1336
1337 /*
1338 * Native record driver
1339 */
1340 static const struct rec_vals {
1341 u16 addr, val;
1342 } rv[] = {
1343 {CDATA_LEFT_VOLUME, ARB_VOLUME},
1344 {CDATA_RIGHT_VOLUME, ARB_VOLUME},
1345 {SRC3_DIRECTION_OFFSET, 1} ,
1346 /* +1, +2 are stereo/16 bit */
1347 {SRC3_DIRECTION_OFFSET + 3, 0x0000}, /* fraction? */
1348 {SRC3_DIRECTION_OFFSET + 4, 0}, /* first l */
1349 {SRC3_DIRECTION_OFFSET + 5, 0}, /* first r */
1350 {SRC3_DIRECTION_OFFSET + 6, 0}, /* second l */
1351 {SRC3_DIRECTION_OFFSET + 7, 0}, /* second r */
1352 {SRC3_DIRECTION_OFFSET + 8, 0}, /* delta l */
1353 {SRC3_DIRECTION_OFFSET + 9, 0}, /* delta r */
1354 {SRC3_DIRECTION_OFFSET + 10, 0x8000}, /* round */
1355 {SRC3_DIRECTION_OFFSET + 11, 0xFF00}, /* higher bute mark */
1356 {SRC3_DIRECTION_OFFSET + 13, 0}, /* temp0 */
1357 {SRC3_DIRECTION_OFFSET + 14, 0}, /* c fraction */
1358 {SRC3_DIRECTION_OFFSET + 15, 0}, /* counter */
1359 {SRC3_DIRECTION_OFFSET + 16, 50},/* numin */
1360 {SRC3_DIRECTION_OFFSET + 17, 8}, /* numout */
1361 {SRC3_DIRECTION_OFFSET + 18, 0}, /* numstage */
1362 {SRC3_DIRECTION_OFFSET + 19, 0}, /* coef */
1363 {SRC3_DIRECTION_OFFSET + 20, 0}, /* filtertap */
1364 {SRC3_DIRECTION_OFFSET + 21, 0}, /* booster */
1365 {SRC3_DIRECTION_OFFSET + 22, 0xff} /* skip lpf */
1366 };
1367
1368 static void
1369 snd_m3_capture_setup(struct snd_m3 *chip, struct m3_dma *s, struct snd_pcm_substream *subs)
1370 {
1371 unsigned int i;
1372
1373 /*
1374 * some per client initializers
1375 */
1376
1377 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1378 s->inst.data + SRC3_DIRECTION_OFFSET + 12,
1379 s->inst.data + 40 + 8);
1380
1381 /* tell it which way dma is going? */
1382 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1383 s->inst.data + CDATA_DMA_CONTROL,
1384 DMACONTROL_DIRECTION + DMACONTROL_AUTOREPEAT +
1385 DMAC_PAGE3_SELECTOR + DMAC_BLOCKF_SELECTOR);
1386
1387 /*
1388 * set an armload of static initializers
1389 */
1390 for (i = 0; i < ARRAY_SIZE(rv); i++)
1391 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
1392 s->inst.data + rv[i].addr, rv[i].val);
1393 }
1394
1395 static int snd_m3_pcm_hw_params(struct snd_pcm_substream *substream,
1396 struct snd_pcm_hw_params *hw_params)
1397 {
1398 struct m3_dma *s = substream->runtime->private_data;
1399 int err;
1400
1401 if ((err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params))) < 0)
1402 return err;
1403 /* set buffer address */
1404 s->buffer_addr = substream->runtime->dma_addr;
1405 if (s->buffer_addr & 0x3) {
1406 dev_err(substream->pcm->card->dev, "oh my, not aligned\n");
1407 s->buffer_addr = s->buffer_addr & ~0x3;
1408 }
1409 return 0;
1410 }
1411
1412 static int snd_m3_pcm_hw_free(struct snd_pcm_substream *substream)
1413 {
1414 struct m3_dma *s;
1415
1416 if (substream->runtime->private_data == NULL)
1417 return 0;
1418 s = substream->runtime->private_data;
1419 snd_pcm_lib_free_pages(substream);
1420 s->buffer_addr = 0;
1421 return 0;
1422 }
1423
1424 static int
1425 snd_m3_pcm_prepare(struct snd_pcm_substream *subs)
1426 {
1427 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1428 struct snd_pcm_runtime *runtime = subs->runtime;
1429 struct m3_dma *s = runtime->private_data;
1430
1431 if (snd_BUG_ON(!s))
1432 return -ENXIO;
1433
1434 if (runtime->format != SNDRV_PCM_FORMAT_U8 &&
1435 runtime->format != SNDRV_PCM_FORMAT_S16_LE)
1436 return -EINVAL;
1437 if (runtime->rate > 48000 ||
1438 runtime->rate < 8000)
1439 return -EINVAL;
1440
1441 spin_lock_irq(&chip->reg_lock);
1442
1443 snd_m3_pcm_setup1(chip, s, subs);
1444
1445 if (subs->stream == SNDRV_PCM_STREAM_PLAYBACK)
1446 snd_m3_playback_setup(chip, s, subs);
1447 else
1448 snd_m3_capture_setup(chip, s, subs);
1449
1450 snd_m3_pcm_setup2(chip, s, runtime);
1451
1452 spin_unlock_irq(&chip->reg_lock);
1453
1454 return 0;
1455 }
1456
1457 /*
1458 * get current pointer
1459 */
1460 static unsigned int
1461 snd_m3_get_pointer(struct snd_m3 *chip, struct m3_dma *s, struct snd_pcm_substream *subs)
1462 {
1463 u16 hi = 0, lo = 0;
1464 int retry = 10;
1465 u32 addr;
1466
1467 /*
1468 * try and get a valid answer
1469 */
1470 while (retry--) {
1471 hi = snd_m3_assp_read(chip, MEMTYPE_INTERNAL_DATA,
1472 s->inst.data + CDATA_HOST_SRC_CURRENTH);
1473
1474 lo = snd_m3_assp_read(chip, MEMTYPE_INTERNAL_DATA,
1475 s->inst.data + CDATA_HOST_SRC_CURRENTL);
1476
1477 if (hi == snd_m3_assp_read(chip, MEMTYPE_INTERNAL_DATA,
1478 s->inst.data + CDATA_HOST_SRC_CURRENTH))
1479 break;
1480 }
1481 addr = lo | ((u32)hi<<16);
1482 return (unsigned int)(addr - s->buffer_addr);
1483 }
1484
1485 static snd_pcm_uframes_t
1486 snd_m3_pcm_pointer(struct snd_pcm_substream *subs)
1487 {
1488 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1489 unsigned int ptr;
1490 struct m3_dma *s = subs->runtime->private_data;
1491
1492 if (snd_BUG_ON(!s))
1493 return 0;
1494
1495 spin_lock(&chip->reg_lock);
1496 ptr = snd_m3_get_pointer(chip, s, subs);
1497 spin_unlock(&chip->reg_lock);
1498 return bytes_to_frames(subs->runtime, ptr);
1499 }
1500
1501
1502 /* update pointer */
1503 /* spinlock held! */
1504 static void snd_m3_update_ptr(struct snd_m3 *chip, struct m3_dma *s)
1505 {
1506 struct snd_pcm_substream *subs = s->substream;
1507 unsigned int hwptr;
1508 int diff;
1509
1510 if (! s->running)
1511 return;
1512
1513 hwptr = snd_m3_get_pointer(chip, s, subs);
1514
1515 /* try to avoid expensive modulo divisions */
1516 if (hwptr >= s->dma_size)
1517 hwptr %= s->dma_size;
1518
1519 diff = s->dma_size + hwptr - s->hwptr;
1520 if (diff >= s->dma_size)
1521 diff %= s->dma_size;
1522
1523 s->hwptr = hwptr;
1524 s->count += diff;
1525
1526 if (s->count >= (signed)s->period_size) {
1527
1528 if (s->count < 2 * (signed)s->period_size)
1529 s->count -= (signed)s->period_size;
1530 else
1531 s->count %= s->period_size;
1532
1533 spin_unlock(&chip->reg_lock);
1534 snd_pcm_period_elapsed(subs);
1535 spin_lock(&chip->reg_lock);
1536 }
1537 }
1538
1539 /* The m3's hardware volume works by incrementing / decrementing 2 counters
1540 (without wrap around) in response to volume button presses and then
1541 generating an interrupt. The pair of counters is stored in bits 1-3 and 5-7
1542 of a byte wide register. The meaning of bits 0 and 4 is unknown. */
1543 static void snd_m3_update_hw_volume(struct work_struct *work)
1544 {
1545 struct snd_m3 *chip = container_of(work, struct snd_m3, hwvol_work);
1546 int x, val;
1547
1548 /* Figure out which volume control button was pushed,
1549 based on differences from the default register
1550 values. */
1551 x = inb(chip->iobase + SHADOW_MIX_REG_VOICE) & 0xee;
1552
1553 /* Reset the volume counters to 4. Tests on the allegro integrated
1554 into a Compaq N600C laptop, have revealed that:
1555 1) Writing any value will result in the 2 counters being reset to
1556 4 so writing 0x88 is not strictly necessary
1557 2) Writing to any of the 4 involved registers will reset all 4
1558 of them (and reading them always returns the same value for all
1559 of them)
1560 It could be that a maestro deviates from this, so leave the code
1561 as is. */
1562 outb(0x88, chip->iobase + SHADOW_MIX_REG_VOICE);
1563 outb(0x88, chip->iobase + HW_VOL_COUNTER_VOICE);
1564 outb(0x88, chip->iobase + SHADOW_MIX_REG_MASTER);
1565 outb(0x88, chip->iobase + HW_VOL_COUNTER_MASTER);
1566
1567 /* Ignore spurious HV interrupts during suspend / resume, this avoids
1568 mistaking them for a mute button press. */
1569 if (chip->in_suspend)
1570 return;
1571
1572 #ifndef CONFIG_SND_MAESTRO3_INPUT
1573 if (!chip->master_switch || !chip->master_volume)
1574 return;
1575
1576 val = snd_ac97_read(chip->ac97, AC97_MASTER);
1577 switch (x) {
1578 case 0x88:
1579 /* The counters have not changed, yet we've received a HV
1580 interrupt. According to tests run by various people this
1581 happens when pressing the mute button. */
1582 val ^= 0x8000;
1583 break;
1584 case 0xaa:
1585 /* counters increased by 1 -> volume up */
1586 if ((val & 0x7f) > 0)
1587 val--;
1588 if ((val & 0x7f00) > 0)
1589 val -= 0x0100;
1590 break;
1591 case 0x66:
1592 /* counters decreased by 1 -> volume down */
1593 if ((val & 0x7f) < 0x1f)
1594 val++;
1595 if ((val & 0x7f00) < 0x1f00)
1596 val += 0x0100;
1597 break;
1598 }
1599 if (snd_ac97_update(chip->ac97, AC97_MASTER, val))
1600 snd_ctl_notify(chip->card, SNDRV_CTL_EVENT_MASK_VALUE,
1601 &chip->master_switch->id);
1602 #else
1603 if (!chip->input_dev)
1604 return;
1605
1606 val = 0;
1607 switch (x) {
1608 case 0x88:
1609 /* The counters have not changed, yet we've received a HV
1610 interrupt. According to tests run by various people this
1611 happens when pressing the mute button. */
1612 val = KEY_MUTE;
1613 break;
1614 case 0xaa:
1615 /* counters increased by 1 -> volume up */
1616 val = KEY_VOLUMEUP;
1617 break;
1618 case 0x66:
1619 /* counters decreased by 1 -> volume down */
1620 val = KEY_VOLUMEDOWN;
1621 break;
1622 }
1623
1624 if (val) {
1625 input_report_key(chip->input_dev, val, 1);
1626 input_sync(chip->input_dev);
1627 input_report_key(chip->input_dev, val, 0);
1628 input_sync(chip->input_dev);
1629 }
1630 #endif
1631 }
1632
1633 static irqreturn_t snd_m3_interrupt(int irq, void *dev_id)
1634 {
1635 struct snd_m3 *chip = dev_id;
1636 u8 status;
1637 int i;
1638
1639 status = inb(chip->iobase + HOST_INT_STATUS);
1640
1641 if (status == 0xff)
1642 return IRQ_NONE;
1643
1644 if (status & HV_INT_PENDING)
1645 schedule_work(&chip->hwvol_work);
1646
1647 /*
1648 * ack an assp int if its running
1649 * and has an int pending
1650 */
1651 if (status & ASSP_INT_PENDING) {
1652 u8 ctl = inb(chip->iobase + ASSP_CONTROL_B);
1653 if (!(ctl & STOP_ASSP_CLOCK)) {
1654 ctl = inb(chip->iobase + ASSP_HOST_INT_STATUS);
1655 if (ctl & DSP2HOST_REQ_TIMER) {
1656 outb(DSP2HOST_REQ_TIMER, chip->iobase + ASSP_HOST_INT_STATUS);
1657 /* update adc/dac info if it was a timer int */
1658 spin_lock(&chip->reg_lock);
1659 for (i = 0; i < chip->num_substreams; i++) {
1660 struct m3_dma *s = &chip->substreams[i];
1661 if (s->running)
1662 snd_m3_update_ptr(chip, s);
1663 }
1664 spin_unlock(&chip->reg_lock);
1665 }
1666 }
1667 }
1668
1669 #if 0 /* TODO: not supported yet */
1670 if ((status & MPU401_INT_PENDING) && chip->rmidi)
1671 snd_mpu401_uart_interrupt(irq, chip->rmidi->private_data, regs);
1672 #endif
1673
1674 /* ack ints */
1675 outb(status, chip->iobase + HOST_INT_STATUS);
1676
1677 return IRQ_HANDLED;
1678 }
1679
1680
1681 /*
1682 */
1683
1684 static struct snd_pcm_hardware snd_m3_playback =
1685 {
1686 .info = (SNDRV_PCM_INFO_MMAP |
1687 SNDRV_PCM_INFO_INTERLEAVED |
1688 SNDRV_PCM_INFO_MMAP_VALID |
1689 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1690 /*SNDRV_PCM_INFO_PAUSE |*/
1691 SNDRV_PCM_INFO_RESUME),
1692 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
1693 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
1694 .rate_min = 8000,
1695 .rate_max = 48000,
1696 .channels_min = 1,
1697 .channels_max = 2,
1698 .buffer_bytes_max = (512*1024),
1699 .period_bytes_min = 64,
1700 .period_bytes_max = (512*1024),
1701 .periods_min = 1,
1702 .periods_max = 1024,
1703 };
1704
1705 static struct snd_pcm_hardware snd_m3_capture =
1706 {
1707 .info = (SNDRV_PCM_INFO_MMAP |
1708 SNDRV_PCM_INFO_INTERLEAVED |
1709 SNDRV_PCM_INFO_MMAP_VALID |
1710 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1711 /*SNDRV_PCM_INFO_PAUSE |*/
1712 SNDRV_PCM_INFO_RESUME),
1713 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
1714 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
1715 .rate_min = 8000,
1716 .rate_max = 48000,
1717 .channels_min = 1,
1718 .channels_max = 2,
1719 .buffer_bytes_max = (512*1024),
1720 .period_bytes_min = 64,
1721 .period_bytes_max = (512*1024),
1722 .periods_min = 1,
1723 .periods_max = 1024,
1724 };
1725
1726
1727 /*
1728 */
1729
1730 static int
1731 snd_m3_substream_open(struct snd_m3 *chip, struct snd_pcm_substream *subs)
1732 {
1733 int i;
1734 struct m3_dma *s;
1735
1736 spin_lock_irq(&chip->reg_lock);
1737 for (i = 0; i < chip->num_substreams; i++) {
1738 s = &chip->substreams[i];
1739 if (! s->opened)
1740 goto __found;
1741 }
1742 spin_unlock_irq(&chip->reg_lock);
1743 return -ENOMEM;
1744 __found:
1745 s->opened = 1;
1746 s->running = 0;
1747 spin_unlock_irq(&chip->reg_lock);
1748
1749 subs->runtime->private_data = s;
1750 s->substream = subs;
1751
1752 /* set list owners */
1753 if (subs->stream == SNDRV_PCM_STREAM_PLAYBACK) {
1754 s->index_list[0] = &chip->mixer_list;
1755 } else
1756 s->index_list[0] = &chip->adc1_list;
1757 s->index_list[1] = &chip->msrc_list;
1758 s->index_list[2] = &chip->dma_list;
1759
1760 return 0;
1761 }
1762
1763 static void
1764 snd_m3_substream_close(struct snd_m3 *chip, struct snd_pcm_substream *subs)
1765 {
1766 struct m3_dma *s = subs->runtime->private_data;
1767
1768 if (s == NULL)
1769 return; /* not opened properly */
1770
1771 spin_lock_irq(&chip->reg_lock);
1772 if (s->substream && s->running)
1773 snd_m3_pcm_stop(chip, s, s->substream); /* does this happen? */
1774 if (s->in_lists) {
1775 snd_m3_remove_list(chip, s->index_list[0], s->index[0]);
1776 snd_m3_remove_list(chip, s->index_list[1], s->index[1]);
1777 snd_m3_remove_list(chip, s->index_list[2], s->index[2]);
1778 s->in_lists = 0;
1779 }
1780 s->running = 0;
1781 s->opened = 0;
1782 spin_unlock_irq(&chip->reg_lock);
1783 }
1784
1785 static int
1786 snd_m3_playback_open(struct snd_pcm_substream *subs)
1787 {
1788 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1789 struct snd_pcm_runtime *runtime = subs->runtime;
1790 int err;
1791
1792 if ((err = snd_m3_substream_open(chip, subs)) < 0)
1793 return err;
1794
1795 runtime->hw = snd_m3_playback;
1796
1797 return 0;
1798 }
1799
1800 static int
1801 snd_m3_playback_close(struct snd_pcm_substream *subs)
1802 {
1803 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1804
1805 snd_m3_substream_close(chip, subs);
1806 return 0;
1807 }
1808
1809 static int
1810 snd_m3_capture_open(struct snd_pcm_substream *subs)
1811 {
1812 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1813 struct snd_pcm_runtime *runtime = subs->runtime;
1814 int err;
1815
1816 if ((err = snd_m3_substream_open(chip, subs)) < 0)
1817 return err;
1818
1819 runtime->hw = snd_m3_capture;
1820
1821 return 0;
1822 }
1823
1824 static int
1825 snd_m3_capture_close(struct snd_pcm_substream *subs)
1826 {
1827 struct snd_m3 *chip = snd_pcm_substream_chip(subs);
1828
1829 snd_m3_substream_close(chip, subs);
1830 return 0;
1831 }
1832
1833 /*
1834 * create pcm instance
1835 */
1836
1837 static const struct snd_pcm_ops snd_m3_playback_ops = {
1838 .open = snd_m3_playback_open,
1839 .close = snd_m3_playback_close,
1840 .ioctl = snd_pcm_lib_ioctl,
1841 .hw_params = snd_m3_pcm_hw_params,
1842 .hw_free = snd_m3_pcm_hw_free,
1843 .prepare = snd_m3_pcm_prepare,
1844 .trigger = snd_m3_pcm_trigger,
1845 .pointer = snd_m3_pcm_pointer,
1846 };
1847
1848 static const struct snd_pcm_ops snd_m3_capture_ops = {
1849 .open = snd_m3_capture_open,
1850 .close = snd_m3_capture_close,
1851 .ioctl = snd_pcm_lib_ioctl,
1852 .hw_params = snd_m3_pcm_hw_params,
1853 .hw_free = snd_m3_pcm_hw_free,
1854 .prepare = snd_m3_pcm_prepare,
1855 .trigger = snd_m3_pcm_trigger,
1856 .pointer = snd_m3_pcm_pointer,
1857 };
1858
1859 static int
1860 snd_m3_pcm(struct snd_m3 * chip, int device)
1861 {
1862 struct snd_pcm *pcm;
1863 int err;
1864
1865 err = snd_pcm_new(chip->card, chip->card->driver, device,
1866 MAX_PLAYBACKS, MAX_CAPTURES, &pcm);
1867 if (err < 0)
1868 return err;
1869
1870 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_m3_playback_ops);
1871 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_m3_capture_ops);
1872
1873 pcm->private_data = chip;
1874 pcm->info_flags = 0;
1875 strcpy(pcm->name, chip->card->driver);
1876 chip->pcm = pcm;
1877
1878 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1879 snd_dma_pci_data(chip->pci), 64*1024, 64*1024);
1880
1881 return 0;
1882 }
1883
1884
1885 /*
1886 * ac97 interface
1887 */
1888
1889 /*
1890 * Wait for the ac97 serial bus to be free.
1891 * return nonzero if the bus is still busy.
1892 */
1893 static int snd_m3_ac97_wait(struct snd_m3 *chip)
1894 {
1895 int i = 10000;
1896
1897 do {
1898 if (! (snd_m3_inb(chip, 0x30) & 1))
1899 return 0;
1900 cpu_relax();
1901 } while (i-- > 0);
1902
1903 dev_err(chip->card->dev, "ac97 serial bus busy\n");
1904 return 1;
1905 }
1906
1907 static unsigned short
1908 snd_m3_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
1909 {
1910 struct snd_m3 *chip = ac97->private_data;
1911 unsigned short data = 0xffff;
1912
1913 if (snd_m3_ac97_wait(chip))
1914 goto fail;
1915 snd_m3_outb(chip, 0x80 | (reg & 0x7f), CODEC_COMMAND);
1916 if (snd_m3_ac97_wait(chip))
1917 goto fail;
1918 data = snd_m3_inw(chip, CODEC_DATA);
1919 fail:
1920 return data;
1921 }
1922
1923 static void
1924 snd_m3_ac97_write(struct snd_ac97 *ac97, unsigned short reg, unsigned short val)
1925 {
1926 struct snd_m3 *chip = ac97->private_data;
1927
1928 if (snd_m3_ac97_wait(chip))
1929 return;
1930 snd_m3_outw(chip, val, CODEC_DATA);
1931 snd_m3_outb(chip, reg & 0x7f, CODEC_COMMAND);
1932 /*
1933 * Workaround for buggy ES1988 integrated AC'97 codec. It remains silent
1934 * until the MASTER volume or mute is touched (alsactl restore does not
1935 * work).
1936 */
1937 if (ac97->id == 0x45838308 && reg == AC97_MASTER) {
1938 snd_m3_ac97_wait(chip);
1939 snd_m3_outw(chip, val, CODEC_DATA);
1940 snd_m3_outb(chip, reg & 0x7f, CODEC_COMMAND);
1941 }
1942 }
1943
1944
1945 static void snd_m3_remote_codec_config(struct snd_m3 *chip, int isremote)
1946 {
1947 int io = chip->iobase;
1948 u16 tmp;
1949
1950 isremote = isremote ? 1 : 0;
1951
1952 tmp = inw(io + RING_BUS_CTRL_B) & ~SECOND_CODEC_ID_MASK;
1953 /* enable dock on Dell Latitude C810 */
1954 if (chip->pci->subsystem_vendor == 0x1028 &&
1955 chip->pci->subsystem_device == 0x00e5)
1956 tmp |= M3I_DOCK_ENABLE;
1957 outw(tmp | isremote, io + RING_BUS_CTRL_B);
1958 outw((inw(io + SDO_OUT_DEST_CTRL) & ~COMMAND_ADDR_OUT) | isremote,
1959 io + SDO_OUT_DEST_CTRL);
1960 outw((inw(io + SDO_IN_DEST_CTRL) & ~STATUS_ADDR_IN) | isremote,
1961 io + SDO_IN_DEST_CTRL);
1962 }
1963
1964 /*
1965 * hack, returns non zero on err
1966 */
1967 static int snd_m3_try_read_vendor(struct snd_m3 *chip)
1968 {
1969 u16 ret;
1970
1971 if (snd_m3_ac97_wait(chip))
1972 return 1;
1973
1974 snd_m3_outb(chip, 0x80 | (AC97_VENDOR_ID1 & 0x7f), 0x30);
1975
1976 if (snd_m3_ac97_wait(chip))
1977 return 1;
1978
1979 ret = snd_m3_inw(chip, 0x32);
1980
1981 return (ret == 0) || (ret == 0xffff);
1982 }
1983
1984 static void snd_m3_ac97_reset(struct snd_m3 *chip)
1985 {
1986 u16 dir;
1987 int delay1 = 0, delay2 = 0, i;
1988 int io = chip->iobase;
1989
1990 if (chip->allegro_flag) {
1991 /*
1992 * the onboard codec on the allegro seems
1993 * to want to wait a very long time before
1994 * coming back to life
1995 */
1996 delay1 = 50;
1997 delay2 = 800;
1998 } else {
1999 /* maestro3 */
2000 delay1 = 20;
2001 delay2 = 500;
2002 }
2003
2004 for (i = 0; i < 5; i++) {
2005 dir = inw(io + GPIO_DIRECTION);
2006 if (!chip->irda_workaround)
2007 dir |= 0x10; /* assuming pci bus master? */
2008
2009 snd_m3_remote_codec_config(chip, 0);
2010
2011 outw(IO_SRAM_ENABLE, io + RING_BUS_CTRL_A);
2012 udelay(20);
2013
2014 outw(dir & ~GPO_PRIMARY_AC97 , io + GPIO_DIRECTION);
2015 outw(~GPO_PRIMARY_AC97 , io + GPIO_MASK);
2016 outw(0, io + GPIO_DATA);
2017 outw(dir | GPO_PRIMARY_AC97, io + GPIO_DIRECTION);
2018
2019 schedule_timeout_uninterruptible(msecs_to_jiffies(delay1));
2020
2021 outw(GPO_PRIMARY_AC97, io + GPIO_DATA);
2022 udelay(5);
2023 /* ok, bring back the ac-link */
2024 outw(IO_SRAM_ENABLE | SERIAL_AC_LINK_ENABLE, io + RING_BUS_CTRL_A);
2025 outw(~0, io + GPIO_MASK);
2026
2027 schedule_timeout_uninterruptible(msecs_to_jiffies(delay2));
2028
2029 if (! snd_m3_try_read_vendor(chip))
2030 break;
2031
2032 delay1 += 10;
2033 delay2 += 100;
2034
2035 dev_dbg(chip->card->dev,
2036 "retrying codec reset with delays of %d and %d ms\n",
2037 delay1, delay2);
2038 }
2039
2040 #if 0
2041 /* more gung-ho reset that doesn't
2042 * seem to work anywhere :)
2043 */
2044 tmp = inw(io + RING_BUS_CTRL_A);
2045 outw(RAC_SDFS_ENABLE|LAC_SDFS_ENABLE, io + RING_BUS_CTRL_A);
2046 msleep(20);
2047 outw(tmp, io + RING_BUS_CTRL_A);
2048 msleep(50);
2049 #endif
2050 }
2051
2052 static int snd_m3_mixer(struct snd_m3 *chip)
2053 {
2054 struct snd_ac97_bus *pbus;
2055 struct snd_ac97_template ac97;
2056 #ifndef CONFIG_SND_MAESTRO3_INPUT
2057 struct snd_ctl_elem_id elem_id;
2058 #endif
2059 int err;
2060 static struct snd_ac97_bus_ops ops = {
2061 .write = snd_m3_ac97_write,
2062 .read = snd_m3_ac97_read,
2063 };
2064
2065 if ((err = snd_ac97_bus(chip->card, 0, &ops, NULL, &pbus)) < 0)
2066 return err;
2067
2068 memset(&ac97, 0, sizeof(ac97));
2069 ac97.private_data = chip;
2070 if ((err = snd_ac97_mixer(pbus, &ac97, &chip->ac97)) < 0)
2071 return err;
2072
2073 /* seems ac97 PCM needs initialization.. hack hack.. */
2074 snd_ac97_write(chip->ac97, AC97_PCM, 0x8000 | (15 << 8) | 15);
2075 schedule_timeout_uninterruptible(msecs_to_jiffies(100));
2076 snd_ac97_write(chip->ac97, AC97_PCM, 0);
2077
2078 #ifndef CONFIG_SND_MAESTRO3_INPUT
2079 memset(&elem_id, 0, sizeof(elem_id));
2080 elem_id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
2081 strcpy(elem_id.name, "Master Playback Switch");
2082 chip->master_switch = snd_ctl_find_id(chip->card, &elem_id);
2083 memset(&elem_id, 0, sizeof(elem_id));
2084 elem_id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
2085 strcpy(elem_id.name, "Master Playback Volume");
2086 chip->master_volume = snd_ctl_find_id(chip->card, &elem_id);
2087 #endif
2088
2089 return 0;
2090 }
2091
2092
2093 /*
2094 * initialize ASSP
2095 */
2096
2097 #define MINISRC_LPF_LEN 10
2098 static const u16 minisrc_lpf[MINISRC_LPF_LEN] = {
2099 0X0743, 0X1104, 0X0A4C, 0XF88D, 0X242C,
2100 0X1023, 0X1AA9, 0X0B60, 0XEFDD, 0X186F
2101 };
2102
2103 static void snd_m3_assp_init(struct snd_m3 *chip)
2104 {
2105 unsigned int i;
2106 const u16 *data;
2107
2108 /* zero kernel data */
2109 for (i = 0; i < (REV_B_DATA_MEMORY_UNIT_LENGTH * NUM_UNITS_KERNEL_DATA) / 2; i++)
2110 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2111 KDATA_BASE_ADDR + i, 0);
2112
2113 /* zero mixer data? */
2114 for (i = 0; i < (REV_B_DATA_MEMORY_UNIT_LENGTH * NUM_UNITS_KERNEL_DATA) / 2; i++)
2115 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2116 KDATA_BASE_ADDR2 + i, 0);
2117
2118 /* init dma pointer */
2119 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2120 KDATA_CURRENT_DMA,
2121 KDATA_DMA_XFER0);
2122
2123 /* write kernel into code memory.. */
2124 data = (const u16 *)chip->assp_kernel_image->data;
2125 for (i = 0 ; i * 2 < chip->assp_kernel_image->size; i++) {
2126 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_CODE,
2127 REV_B_CODE_MEMORY_BEGIN + i,
2128 le16_to_cpu(data[i]));
2129 }
2130
2131 /*
2132 * We only have this one client and we know that 0x400
2133 * is free in our kernel's mem map, so lets just
2134 * drop it there. It seems that the minisrc doesn't
2135 * need vectors, so we won't bother with them..
2136 */
2137 data = (const u16 *)chip->assp_minisrc_image->data;
2138 for (i = 0; i * 2 < chip->assp_minisrc_image->size; i++) {
2139 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_CODE,
2140 0x400 + i, le16_to_cpu(data[i]));
2141 }
2142
2143 /*
2144 * write the coefficients for the low pass filter?
2145 */
2146 for (i = 0; i < MINISRC_LPF_LEN ; i++) {
2147 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_CODE,
2148 0x400 + MINISRC_COEF_LOC + i,
2149 minisrc_lpf[i]);
2150 }
2151
2152 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_CODE,
2153 0x400 + MINISRC_COEF_LOC + MINISRC_LPF_LEN,
2154 0x8000);
2155
2156 /*
2157 * the minisrc is the only thing on
2158 * our task list..
2159 */
2160 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2161 KDATA_TASK0,
2162 0x400);
2163
2164 /*
2165 * init the mixer number..
2166 */
2167
2168 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2169 KDATA_MIXER_TASK_NUMBER,0);
2170
2171 /*
2172 * EXTREME KERNEL MASTER VOLUME
2173 */
2174 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2175 KDATA_DAC_LEFT_VOLUME, ARB_VOLUME);
2176 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2177 KDATA_DAC_RIGHT_VOLUME, ARB_VOLUME);
2178
2179 chip->mixer_list.curlen = 0;
2180 chip->mixer_list.mem_addr = KDATA_MIXER_XFER0;
2181 chip->mixer_list.max = MAX_VIRTUAL_MIXER_CHANNELS;
2182 chip->adc1_list.curlen = 0;
2183 chip->adc1_list.mem_addr = KDATA_ADC1_XFER0;
2184 chip->adc1_list.max = MAX_VIRTUAL_ADC1_CHANNELS;
2185 chip->dma_list.curlen = 0;
2186 chip->dma_list.mem_addr = KDATA_DMA_XFER0;
2187 chip->dma_list.max = MAX_VIRTUAL_DMA_CHANNELS;
2188 chip->msrc_list.curlen = 0;
2189 chip->msrc_list.mem_addr = KDATA_INSTANCE0_MINISRC;
2190 chip->msrc_list.max = MAX_INSTANCE_MINISRC;
2191 }
2192
2193
2194 static int snd_m3_assp_client_init(struct snd_m3 *chip, struct m3_dma *s, int index)
2195 {
2196 int data_bytes = 2 * ( MINISRC_TMP_BUFFER_SIZE / 2 +
2197 MINISRC_IN_BUFFER_SIZE / 2 +
2198 1 + MINISRC_OUT_BUFFER_SIZE / 2 + 1 );
2199 int address, i;
2200
2201 /*
2202 * the revb memory map has 0x1100 through 0x1c00
2203 * free.
2204 */
2205
2206 /*
2207 * align instance address to 256 bytes so that its
2208 * shifted list address is aligned.
2209 * list address = (mem address >> 1) >> 7;
2210 */
2211 data_bytes = ALIGN(data_bytes, 256);
2212 address = 0x1100 + ((data_bytes/2) * index);
2213
2214 if ((address + (data_bytes/2)) >= 0x1c00) {
2215 dev_err(chip->card->dev,
2216 "no memory for %d bytes at ind %d (addr 0x%x)\n",
2217 data_bytes, index, address);
2218 return -ENOMEM;
2219 }
2220
2221 s->number = index;
2222 s->inst.code = 0x400;
2223 s->inst.data = address;
2224
2225 for (i = data_bytes / 2; i > 0; address++, i--) {
2226 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2227 address, 0);
2228 }
2229
2230 return 0;
2231 }
2232
2233
2234 /*
2235 * this works for the reference board, have to find
2236 * out about others
2237 *
2238 * this needs more magic for 4 speaker, but..
2239 */
2240 static void
2241 snd_m3_amp_enable(struct snd_m3 *chip, int enable)
2242 {
2243 int io = chip->iobase;
2244 u16 gpo, polarity;
2245
2246 if (! chip->external_amp)
2247 return;
2248
2249 polarity = enable ? 0 : 1;
2250 polarity = polarity << chip->amp_gpio;
2251 gpo = 1 << chip->amp_gpio;
2252
2253 outw(~gpo, io + GPIO_MASK);
2254
2255 outw(inw(io + GPIO_DIRECTION) | gpo,
2256 io + GPIO_DIRECTION);
2257
2258 outw((GPO_SECONDARY_AC97 | GPO_PRIMARY_AC97 | polarity),
2259 io + GPIO_DATA);
2260
2261 outw(0xffff, io + GPIO_MASK);
2262 }
2263
2264 static void
2265 snd_m3_hv_init(struct snd_m3 *chip)
2266 {
2267 unsigned long io = chip->iobase;
2268 u16 val = GPI_VOL_DOWN | GPI_VOL_UP;
2269
2270 if (!chip->is_omnibook)
2271 return;
2272
2273 /*
2274 * Volume buttons on some HP OmniBook laptops
2275 * require some GPIO magic to work correctly.
2276 */
2277 outw(0xffff, io + GPIO_MASK);
2278 outw(0x0000, io + GPIO_DATA);
2279
2280 outw(~val, io + GPIO_MASK);
2281 outw(inw(io + GPIO_DIRECTION) & ~val, io + GPIO_DIRECTION);
2282 outw(val, io + GPIO_MASK);
2283
2284 outw(0xffff, io + GPIO_MASK);
2285 }
2286
2287 static int
2288 snd_m3_chip_init(struct snd_m3 *chip)
2289 {
2290 struct pci_dev *pcidev = chip->pci;
2291 unsigned long io = chip->iobase;
2292 u32 n;
2293 u16 w;
2294 u8 t; /* makes as much sense as 'n', no? */
2295
2296 pci_read_config_word(pcidev, PCI_LEGACY_AUDIO_CTRL, &w);
2297 w &= ~(SOUND_BLASTER_ENABLE|FM_SYNTHESIS_ENABLE|
2298 MPU401_IO_ENABLE|MPU401_IRQ_ENABLE|ALIAS_10BIT_IO|
2299 DISABLE_LEGACY);
2300 pci_write_config_word(pcidev, PCI_LEGACY_AUDIO_CTRL, w);
2301
2302 pci_read_config_dword(pcidev, PCI_ALLEGRO_CONFIG, &n);
2303 n &= ~(HV_CTRL_ENABLE | REDUCED_DEBOUNCE | HV_BUTTON_FROM_GD);
2304 n |= chip->hv_config;
2305 /* For some reason we must always use reduced debounce. */
2306 n |= REDUCED_DEBOUNCE;
2307 n |= PM_CTRL_ENABLE | CLK_DIV_BY_49 | USE_PCI_TIMING;
2308 pci_write_config_dword(pcidev, PCI_ALLEGRO_CONFIG, n);
2309
2310 outb(RESET_ASSP, chip->iobase + ASSP_CONTROL_B);
2311 pci_read_config_dword(pcidev, PCI_ALLEGRO_CONFIG, &n);
2312 n &= ~INT_CLK_SELECT;
2313 if (!chip->allegro_flag) {
2314 n &= ~INT_CLK_MULT_ENABLE;
2315 n |= INT_CLK_SRC_NOT_PCI;
2316 }
2317 n &= ~( CLK_MULT_MODE_SELECT | CLK_MULT_MODE_SELECT_2 );
2318 pci_write_config_dword(pcidev, PCI_ALLEGRO_CONFIG, n);
2319
2320 if (chip->allegro_flag) {
2321 pci_read_config_dword(pcidev, PCI_USER_CONFIG, &n);
2322 n |= IN_CLK_12MHZ_SELECT;
2323 pci_write_config_dword(pcidev, PCI_USER_CONFIG, n);
2324 }
2325
2326 t = inb(chip->iobase + ASSP_CONTROL_A);
2327 t &= ~( DSP_CLK_36MHZ_SELECT | ASSP_CLK_49MHZ_SELECT);
2328 t |= ASSP_CLK_49MHZ_SELECT;
2329 t |= ASSP_0_WS_ENABLE;
2330 outb(t, chip->iobase + ASSP_CONTROL_A);
2331
2332 snd_m3_assp_init(chip); /* download DSP code before starting ASSP below */
2333 outb(RUN_ASSP, chip->iobase + ASSP_CONTROL_B);
2334
2335 outb(0x00, io + HARDWARE_VOL_CTRL);
2336 outb(0x88, io + SHADOW_MIX_REG_VOICE);
2337 outb(0x88, io + HW_VOL_COUNTER_VOICE);
2338 outb(0x88, io + SHADOW_MIX_REG_MASTER);
2339 outb(0x88, io + HW_VOL_COUNTER_MASTER);
2340
2341 return 0;
2342 }
2343
2344 static void
2345 snd_m3_enable_ints(struct snd_m3 *chip)
2346 {
2347 unsigned long io = chip->iobase;
2348 unsigned short val;
2349
2350 /* TODO: MPU401 not supported yet */
2351 val = ASSP_INT_ENABLE /*| MPU401_INT_ENABLE*/;
2352 if (chip->hv_config & HV_CTRL_ENABLE)
2353 val |= HV_INT_ENABLE;
2354 outb(val, chip->iobase + HOST_INT_STATUS);
2355 outw(val, io + HOST_INT_CTRL);
2356 outb(inb(io + ASSP_CONTROL_C) | ASSP_HOST_INT_ENABLE,
2357 io + ASSP_CONTROL_C);
2358 }
2359
2360
2361 /*
2362 */
2363
2364 static int snd_m3_free(struct snd_m3 *chip)
2365 {
2366 struct m3_dma *s;
2367 int i;
2368
2369 cancel_work_sync(&chip->hwvol_work);
2370 #ifdef CONFIG_SND_MAESTRO3_INPUT
2371 if (chip->input_dev)
2372 input_unregister_device(chip->input_dev);
2373 #endif
2374
2375 if (chip->substreams) {
2376 spin_lock_irq(&chip->reg_lock);
2377 for (i = 0; i < chip->num_substreams; i++) {
2378 s = &chip->substreams[i];
2379 /* check surviving pcms; this should not happen though.. */
2380 if (s->substream && s->running)
2381 snd_m3_pcm_stop(chip, s, s->substream);
2382 }
2383 spin_unlock_irq(&chip->reg_lock);
2384 kfree(chip->substreams);
2385 }
2386 if (chip->iobase) {
2387 outw(0, chip->iobase + HOST_INT_CTRL); /* disable ints */
2388 }
2389
2390 #ifdef CONFIG_PM_SLEEP
2391 vfree(chip->suspend_mem);
2392 #endif
2393
2394 if (chip->irq >= 0)
2395 free_irq(chip->irq, chip);
2396
2397 if (chip->iobase)
2398 pci_release_regions(chip->pci);
2399
2400 release_firmware(chip->assp_kernel_image);
2401 release_firmware(chip->assp_minisrc_image);
2402
2403 pci_disable_device(chip->pci);
2404 kfree(chip);
2405 return 0;
2406 }
2407
2408
2409 /*
2410 * APM support
2411 */
2412 #ifdef CONFIG_PM_SLEEP
2413 static int m3_suspend(struct device *dev)
2414 {
2415 struct snd_card *card = dev_get_drvdata(dev);
2416 struct snd_m3 *chip = card->private_data;
2417 int i, dsp_index;
2418
2419 if (chip->suspend_mem == NULL)
2420 return 0;
2421
2422 chip->in_suspend = 1;
2423 cancel_work_sync(&chip->hwvol_work);
2424 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2425 snd_pcm_suspend_all(chip->pcm);
2426 snd_ac97_suspend(chip->ac97);
2427
2428 msleep(10); /* give the assp a chance to idle.. */
2429
2430 snd_m3_assp_halt(chip);
2431
2432 /* save dsp image */
2433 dsp_index = 0;
2434 for (i = REV_B_CODE_MEMORY_BEGIN; i <= REV_B_CODE_MEMORY_END; i++)
2435 chip->suspend_mem[dsp_index++] =
2436 snd_m3_assp_read(chip, MEMTYPE_INTERNAL_CODE, i);
2437 for (i = REV_B_DATA_MEMORY_BEGIN ; i <= REV_B_DATA_MEMORY_END; i++)
2438 chip->suspend_mem[dsp_index++] =
2439 snd_m3_assp_read(chip, MEMTYPE_INTERNAL_DATA, i);
2440 return 0;
2441 }
2442
2443 static int m3_resume(struct device *dev)
2444 {
2445 struct snd_card *card = dev_get_drvdata(dev);
2446 struct snd_m3 *chip = card->private_data;
2447 int i, dsp_index;
2448
2449 if (chip->suspend_mem == NULL)
2450 return 0;
2451
2452 /* first lets just bring everything back. .*/
2453 snd_m3_outw(chip, 0, 0x54);
2454 snd_m3_outw(chip, 0, 0x56);
2455
2456 snd_m3_chip_init(chip);
2457 snd_m3_assp_halt(chip);
2458 snd_m3_ac97_reset(chip);
2459
2460 /* restore dsp image */
2461 dsp_index = 0;
2462 for (i = REV_B_CODE_MEMORY_BEGIN; i <= REV_B_CODE_MEMORY_END; i++)
2463 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_CODE, i,
2464 chip->suspend_mem[dsp_index++]);
2465 for (i = REV_B_DATA_MEMORY_BEGIN ; i <= REV_B_DATA_MEMORY_END; i++)
2466 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA, i,
2467 chip->suspend_mem[dsp_index++]);
2468
2469 /* tell the dma engine to restart itself */
2470 snd_m3_assp_write(chip, MEMTYPE_INTERNAL_DATA,
2471 KDATA_DMA_ACTIVE, 0);
2472
2473 /* restore ac97 registers */
2474 snd_ac97_resume(chip->ac97);
2475
2476 snd_m3_assp_continue(chip);
2477 snd_m3_enable_ints(chip);
2478 snd_m3_amp_enable(chip, 1);
2479
2480 snd_m3_hv_init(chip);
2481
2482 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2483 chip->in_suspend = 0;
2484 return 0;
2485 }
2486
2487 static SIMPLE_DEV_PM_OPS(m3_pm, m3_suspend, m3_resume);
2488 #define M3_PM_OPS &m3_pm
2489 #else
2490 #define M3_PM_OPS NULL
2491 #endif /* CONFIG_PM_SLEEP */
2492
2493 #ifdef CONFIG_SND_MAESTRO3_INPUT
2494 static int snd_m3_input_register(struct snd_m3 *chip)
2495 {
2496 struct input_dev *input_dev;
2497 int err;
2498
2499 input_dev = input_allocate_device();
2500 if (!input_dev)
2501 return -ENOMEM;
2502
2503 snprintf(chip->phys, sizeof(chip->phys), "pci-%s/input0",
2504 pci_name(chip->pci));
2505
2506 input_dev->name = chip->card->driver;
2507 input_dev->phys = chip->phys;
2508 input_dev->id.bustype = BUS_PCI;
2509 input_dev->id.vendor = chip->pci->vendor;
2510 input_dev->id.product = chip->pci->device;
2511 input_dev->dev.parent = &chip->pci->dev;
2512
2513 __set_bit(EV_KEY, input_dev->evbit);
2514 __set_bit(KEY_MUTE, input_dev->keybit);
2515 __set_bit(KEY_VOLUMEDOWN, input_dev->keybit);
2516 __set_bit(KEY_VOLUMEUP, input_dev->keybit);
2517
2518 err = input_register_device(input_dev);
2519 if (err) {
2520 input_free_device(input_dev);
2521 return err;
2522 }
2523
2524 chip->input_dev = input_dev;
2525 return 0;
2526 }
2527 #endif /* CONFIG_INPUT */
2528
2529 /*
2530 */
2531
2532 static int snd_m3_dev_free(struct snd_device *device)
2533 {
2534 struct snd_m3 *chip = device->device_data;
2535 return snd_m3_free(chip);
2536 }
2537
2538 static int
2539 snd_m3_create(struct snd_card *card, struct pci_dev *pci,
2540 int enable_amp,
2541 int amp_gpio,
2542 struct snd_m3 **chip_ret)
2543 {
2544 struct snd_m3 *chip;
2545 int i, err;
2546 const struct snd_pci_quirk *quirk;
2547 static struct snd_device_ops ops = {
2548 .dev_free = snd_m3_dev_free,
2549 };
2550
2551 *chip_ret = NULL;
2552
2553 if (pci_enable_device(pci))
2554 return -EIO;
2555
2556 /* check, if we can restrict PCI DMA transfers to 28 bits */
2557 if (dma_set_mask(&pci->dev, DMA_BIT_MASK(28)) < 0 ||
2558 dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(28)) < 0) {
2559 dev_err(card->dev,
2560 "architecture does not support 28bit PCI busmaster DMA\n");
2561 pci_disable_device(pci);
2562 return -ENXIO;
2563 }
2564
2565 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
2566 if (chip == NULL) {
2567 pci_disable_device(pci);
2568 return -ENOMEM;
2569 }
2570
2571 spin_lock_init(&chip->reg_lock);
2572
2573 switch (pci->device) {
2574 case PCI_DEVICE_ID_ESS_ALLEGRO:
2575 case PCI_DEVICE_ID_ESS_ALLEGRO_1:
2576 case PCI_DEVICE_ID_ESS_CANYON3D_2LE:
2577 case PCI_DEVICE_ID_ESS_CANYON3D_2:
2578 chip->allegro_flag = 1;
2579 break;
2580 }
2581
2582 chip->card = card;
2583 chip->pci = pci;
2584 chip->irq = -1;
2585 INIT_WORK(&chip->hwvol_work, snd_m3_update_hw_volume);
2586
2587 chip->external_amp = enable_amp;
2588 if (amp_gpio >= 0 && amp_gpio <= 0x0f)
2589 chip->amp_gpio = amp_gpio;
2590 else {
2591 quirk = snd_pci_quirk_lookup(pci, m3_amp_quirk_list);
2592 if (quirk) {
2593 dev_info(card->dev, "set amp-gpio for '%s'\n",
2594 snd_pci_quirk_name(quirk));
2595 chip->amp_gpio = quirk->value;
2596 } else if (chip->allegro_flag)
2597 chip->amp_gpio = GPO_EXT_AMP_ALLEGRO;
2598 else /* presumably this is for all 'maestro3's.. */
2599 chip->amp_gpio = GPO_EXT_AMP_M3;
2600 }
2601
2602 quirk = snd_pci_quirk_lookup(pci, m3_irda_quirk_list);
2603 if (quirk) {
2604 dev_info(card->dev, "enabled irda workaround for '%s'\n",
2605 snd_pci_quirk_name(quirk));
2606 chip->irda_workaround = 1;
2607 }
2608 quirk = snd_pci_quirk_lookup(pci, m3_hv_quirk_list);
2609 if (quirk)
2610 chip->hv_config = quirk->value;
2611 if (snd_pci_quirk_lookup(pci, m3_omnibook_quirk_list))
2612 chip->is_omnibook = 1;
2613
2614 chip->num_substreams = NR_DSPS;
2615 chip->substreams = kcalloc(chip->num_substreams, sizeof(struct m3_dma),
2616 GFP_KERNEL);
2617 if (chip->substreams == NULL) {
2618 kfree(chip);
2619 pci_disable_device(pci);
2620 return -ENOMEM;
2621 }
2622
2623 err = request_firmware(&chip->assp_kernel_image,
2624 "ess/maestro3_assp_kernel.fw", &pci->dev);
2625 if (err < 0) {
2626 snd_m3_free(chip);
2627 return err;
2628 }
2629
2630 err = request_firmware(&chip->assp_minisrc_image,
2631 "ess/maestro3_assp_minisrc.fw", &pci->dev);
2632 if (err < 0) {
2633 snd_m3_free(chip);
2634 return err;
2635 }
2636
2637 if ((err = pci_request_regions(pci, card->driver)) < 0) {
2638 snd_m3_free(chip);
2639 return err;
2640 }
2641 chip->iobase = pci_resource_start(pci, 0);
2642
2643 /* just to be sure */
2644 pci_set_master(pci);
2645
2646 snd_m3_chip_init(chip);
2647 snd_m3_assp_halt(chip);
2648
2649 snd_m3_ac97_reset(chip);
2650
2651 snd_m3_amp_enable(chip, 1);
2652
2653 snd_m3_hv_init(chip);
2654
2655 if (request_irq(pci->irq, snd_m3_interrupt, IRQF_SHARED,
2656 KBUILD_MODNAME, chip)) {
2657 dev_err(card->dev, "unable to grab IRQ %d\n", pci->irq);
2658 snd_m3_free(chip);
2659 return -ENOMEM;
2660 }
2661 chip->irq = pci->irq;
2662
2663 #ifdef CONFIG_PM_SLEEP
2664 chip->suspend_mem = vmalloc(sizeof(u16) * (REV_B_CODE_MEMORY_LENGTH + REV_B_DATA_MEMORY_LENGTH));
2665 if (chip->suspend_mem == NULL)
2666 dev_warn(card->dev, "can't allocate apm buffer\n");
2667 #endif
2668
2669 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
2670 snd_m3_free(chip);
2671 return err;
2672 }
2673
2674 if ((err = snd_m3_mixer(chip)) < 0)
2675 return err;
2676
2677 for (i = 0; i < chip->num_substreams; i++) {
2678 struct m3_dma *s = &chip->substreams[i];
2679 if ((err = snd_m3_assp_client_init(chip, s, i)) < 0)
2680 return err;
2681 }
2682
2683 if ((err = snd_m3_pcm(chip, 0)) < 0)
2684 return err;
2685
2686 #ifdef CONFIG_SND_MAESTRO3_INPUT
2687 if (chip->hv_config & HV_CTRL_ENABLE) {
2688 err = snd_m3_input_register(chip);
2689 if (err)
2690 dev_warn(card->dev,
2691 "Input device registration failed with error %i",
2692 err);
2693 }
2694 #endif
2695
2696 snd_m3_enable_ints(chip);
2697 snd_m3_assp_continue(chip);
2698
2699 *chip_ret = chip;
2700
2701 return 0;
2702 }
2703
2704 /*
2705 */
2706 static int
2707 snd_m3_probe(struct pci_dev *pci, const struct pci_device_id *pci_id)
2708 {
2709 static int dev;
2710 struct snd_card *card;
2711 struct snd_m3 *chip;
2712 int err;
2713
2714 /* don't pick up modems */
2715 if (((pci->class >> 8) & 0xffff) != PCI_CLASS_MULTIMEDIA_AUDIO)
2716 return -ENODEV;
2717
2718 if (dev >= SNDRV_CARDS)
2719 return -ENODEV;
2720 if (!enable[dev]) {
2721 dev++;
2722 return -ENOENT;
2723 }
2724
2725 err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
2726 0, &card);
2727 if (err < 0)
2728 return err;
2729
2730 switch (pci->device) {
2731 case PCI_DEVICE_ID_ESS_ALLEGRO:
2732 case PCI_DEVICE_ID_ESS_ALLEGRO_1:
2733 strcpy(card->driver, "Allegro");
2734 break;
2735 case PCI_DEVICE_ID_ESS_CANYON3D_2LE:
2736 case PCI_DEVICE_ID_ESS_CANYON3D_2:
2737 strcpy(card->driver, "Canyon3D-2");
2738 break;
2739 default:
2740 strcpy(card->driver, "Maestro3");
2741 break;
2742 }
2743
2744 if ((err = snd_m3_create(card, pci,
2745 external_amp[dev],
2746 amp_gpio[dev],
2747 &chip)) < 0) {
2748 snd_card_free(card);
2749 return err;
2750 }
2751 card->private_data = chip;
2752
2753 sprintf(card->shortname, "ESS %s PCI", card->driver);
2754 sprintf(card->longname, "%s at 0x%lx, irq %d",
2755 card->shortname, chip->iobase, chip->irq);
2756
2757 if ((err = snd_card_register(card)) < 0) {
2758 snd_card_free(card);
2759 return err;
2760 }
2761
2762 #if 0 /* TODO: not supported yet */
2763 /* TODO enable MIDI IRQ and I/O */
2764 err = snd_mpu401_uart_new(chip->card, 0, MPU401_HW_MPU401,
2765 chip->iobase + MPU401_DATA_PORT,
2766 MPU401_INFO_INTEGRATED | MPU401_INFO_IRQ_HOOK,
2767 -1, &chip->rmidi);
2768 if (err < 0)
2769 dev_warn(card->dev, "no MIDI support.\n");
2770 #endif
2771
2772 pci_set_drvdata(pci, card);
2773 dev++;
2774 return 0;
2775 }
2776
2777 static void snd_m3_remove(struct pci_dev *pci)
2778 {
2779 snd_card_free(pci_get_drvdata(pci));
2780 }
2781
2782 static struct pci_driver m3_driver = {
2783 .name = KBUILD_MODNAME,
2784 .id_table = snd_m3_ids,
2785 .probe = snd_m3_probe,
2786 .remove = snd_m3_remove,
2787 .driver = {
2788 .pm = M3_PM_OPS,
2789 },
2790 };
2791
2792 module_pci_driver(m3_driver);
Linux with added FPC-III support