x86/mm/pat: Don't report PAT on CPUs that don't support it
[linux/fpc-iii.git] / sound / soc / zte / zx-i2s.c
bloba865f37c2a56f8aacf9198879756d994e9398881
1 /*
2 * Copyright (C) 2015 Linaro
4 * Author: Jun Nie <jun.nie@linaro.org>
6 * License terms: GNU General Public License (GPL) version 2
7 */
9 #include <linux/clk.h>
10 #include <linux/device.h>
11 #include <linux/init.h>
12 #include <linux/io.h>
13 #include <linux/kernel.h>
14 #include <linux/module.h>
15 #include <sound/pcm.h>
16 #include <sound/pcm_params.h>
17 #include <sound/soc.h>
18 #include <sound/soc-dai.h>
20 #include <sound/core.h>
21 #include <sound/dmaengine_pcm.h>
22 #include <sound/initval.h>
23 #include <sound/pcm.h>
24 #include <sound/pcm_params.h>
25 #include <sound/soc.h>
27 #define ZX_I2S_PROCESS_CTRL 0x04
28 #define ZX_I2S_TIMING_CTRL 0x08
29 #define ZX_I2S_FIFO_CTRL 0x0C
30 #define ZX_I2S_FIFO_STATUS 0x10
31 #define ZX_I2S_INT_EN 0x14
32 #define ZX_I2S_INT_STATUS 0x18
33 #define ZX_I2S_DATA 0x1C
34 #define ZX_I2S_FRAME_CNTR 0x20
36 #define I2S_DEAGULT_FIFO_THRES (0x10)
37 #define I2S_MAX_FIFO_THRES (0x20)
39 #define ZX_I2S_PROCESS_TX_EN (1 << 0)
40 #define ZX_I2S_PROCESS_TX_DIS (0 << 0)
41 #define ZX_I2S_PROCESS_RX_EN (1 << 1)
42 #define ZX_I2S_PROCESS_RX_DIS (0 << 1)
43 #define ZX_I2S_PROCESS_I2S_EN (1 << 2)
44 #define ZX_I2S_PROCESS_I2S_DIS (0 << 2)
46 #define ZX_I2S_TIMING_MAST (1 << 0)
47 #define ZX_I2S_TIMING_SLAVE (0 << 0)
48 #define ZX_I2S_TIMING_MS_MASK (1 << 0)
49 #define ZX_I2S_TIMING_LOOP (1 << 1)
50 #define ZX_I2S_TIMING_NOR (0 << 1)
51 #define ZX_I2S_TIMING_LOOP_MASK (1 << 1)
52 #define ZX_I2S_TIMING_PTNR (1 << 2)
53 #define ZX_I2S_TIMING_NTPR (0 << 2)
54 #define ZX_I2S_TIMING_PHASE_MASK (1 << 2)
55 #define ZX_I2S_TIMING_TDM (1 << 3)
56 #define ZX_I2S_TIMING_I2S (0 << 3)
57 #define ZX_I2S_TIMING_TIMING_MASK (1 << 3)
58 #define ZX_I2S_TIMING_LONG_SYNC (1 << 4)
59 #define ZX_I2S_TIMING_SHORT_SYNC (0 << 4)
60 #define ZX_I2S_TIMING_SYNC_MASK (1 << 4)
61 #define ZX_I2S_TIMING_TEAK_EN (1 << 5)
62 #define ZX_I2S_TIMING_TEAK_DIS (0 << 5)
63 #define ZX_I2S_TIMING_TEAK_MASK (1 << 5)
64 #define ZX_I2S_TIMING_STD_I2S (0 << 6)
65 #define ZX_I2S_TIMING_MSB_JUSTIF (1 << 6)
66 #define ZX_I2S_TIMING_LSB_JUSTIF (2 << 6)
67 #define ZX_I2S_TIMING_ALIGN_MASK (3 << 6)
68 #define ZX_I2S_TIMING_CHN_MASK (7 << 8)
69 #define ZX_I2S_TIMING_CHN(x) ((x - 1) << 8)
70 #define ZX_I2S_TIMING_LANE_MASK (3 << 11)
71 #define ZX_I2S_TIMING_LANE(x) ((x - 1) << 11)
72 #define ZX_I2S_TIMING_TSCFG_MASK (7 << 13)
73 #define ZX_I2S_TIMING_TSCFG(x) (x << 13)
74 #define ZX_I2S_TIMING_TS_WIDTH_MASK (0x1f << 16)
75 #define ZX_I2S_TIMING_TS_WIDTH(x) ((x - 1) << 16)
76 #define ZX_I2S_TIMING_DATA_SIZE_MASK (0x1f << 21)
77 #define ZX_I2S_TIMING_DATA_SIZE(x) ((x - 1) << 21)
78 #define ZX_I2S_TIMING_CFG_ERR_MASK (1 << 31)
80 #define ZX_I2S_FIFO_CTRL_TX_RST (1 << 0)
81 #define ZX_I2S_FIFO_CTRL_TX_RST_MASK (1 << 0)
82 #define ZX_I2S_FIFO_CTRL_RX_RST (1 << 1)
83 #define ZX_I2S_FIFO_CTRL_RX_RST_MASK (1 << 1)
84 #define ZX_I2S_FIFO_CTRL_TX_DMA_EN (1 << 4)
85 #define ZX_I2S_FIFO_CTRL_TX_DMA_DIS (0 << 4)
86 #define ZX_I2S_FIFO_CTRL_TX_DMA_MASK (1 << 4)
87 #define ZX_I2S_FIFO_CTRL_RX_DMA_EN (1 << 5)
88 #define ZX_I2S_FIFO_CTRL_RX_DMA_DIS (0 << 5)
89 #define ZX_I2S_FIFO_CTRL_RX_DMA_MASK (1 << 5)
90 #define ZX_I2S_FIFO_CTRL_TX_THRES_MASK (0x1F << 8)
91 #define ZX_I2S_FIFO_CTRL_RX_THRES_MASK (0x1F << 16)
93 #define CLK_RAT (32 * 4)
95 struct zx_i2s_info {
96 struct snd_dmaengine_dai_dma_data dma_playback;
97 struct snd_dmaengine_dai_dma_data dma_capture;
98 struct clk *dai_wclk;
99 struct clk *dai_pclk;
100 void __iomem *reg_base;
101 int master;
102 resource_size_t mapbase;
105 static void zx_i2s_tx_en(void __iomem *base, bool on)
107 unsigned long val;
109 val = readl_relaxed(base + ZX_I2S_PROCESS_CTRL);
110 if (on)
111 val |= ZX_I2S_PROCESS_TX_EN | ZX_I2S_PROCESS_I2S_EN;
112 else
113 val &= ~(ZX_I2S_PROCESS_TX_EN | ZX_I2S_PROCESS_I2S_EN);
114 writel_relaxed(val, base + ZX_I2S_PROCESS_CTRL);
117 static void zx_i2s_rx_en(void __iomem *base, bool on)
119 unsigned long val;
121 val = readl_relaxed(base + ZX_I2S_PROCESS_CTRL);
122 if (on)
123 val |= ZX_I2S_PROCESS_RX_EN | ZX_I2S_PROCESS_I2S_EN;
124 else
125 val &= ~(ZX_I2S_PROCESS_RX_EN | ZX_I2S_PROCESS_I2S_EN);
126 writel_relaxed(val, base + ZX_I2S_PROCESS_CTRL);
129 static void zx_i2s_tx_dma_en(void __iomem *base, bool on)
131 unsigned long val;
133 val = readl_relaxed(base + ZX_I2S_FIFO_CTRL);
134 val |= ZX_I2S_FIFO_CTRL_TX_RST | (I2S_DEAGULT_FIFO_THRES << 8);
135 if (on)
136 val |= ZX_I2S_FIFO_CTRL_TX_DMA_EN;
137 else
138 val &= ~ZX_I2S_FIFO_CTRL_TX_DMA_EN;
139 writel_relaxed(val, base + ZX_I2S_FIFO_CTRL);
142 static void zx_i2s_rx_dma_en(void __iomem *base, bool on)
144 unsigned long val;
146 val = readl_relaxed(base + ZX_I2S_FIFO_CTRL);
147 val |= ZX_I2S_FIFO_CTRL_RX_RST | (I2S_DEAGULT_FIFO_THRES << 16);
148 if (on)
149 val |= ZX_I2S_FIFO_CTRL_RX_DMA_EN;
150 else
151 val &= ~ZX_I2S_FIFO_CTRL_RX_DMA_EN;
152 writel_relaxed(val, base + ZX_I2S_FIFO_CTRL);
155 #define ZX_I2S_RATES \
156 (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 | SNDRV_PCM_RATE_16000 | \
157 SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | \
158 SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000| \
159 SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_192000)
161 #define ZX_I2S_FMTBIT \
162 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | \
163 SNDRV_PCM_FMTBIT_S32_LE)
165 static int zx_i2s_dai_probe(struct snd_soc_dai *dai)
167 struct zx_i2s_info *zx_i2s = dev_get_drvdata(dai->dev);
169 snd_soc_dai_set_drvdata(dai, zx_i2s);
170 zx_i2s->dma_playback.addr = zx_i2s->mapbase + ZX_I2S_DATA;
171 zx_i2s->dma_playback.maxburst = 16;
172 zx_i2s->dma_capture.addr = zx_i2s->mapbase + ZX_I2S_DATA;
173 zx_i2s->dma_capture.maxburst = 16;
174 snd_soc_dai_init_dma_data(dai, &zx_i2s->dma_playback,
175 &zx_i2s->dma_capture);
176 return 0;
179 static int zx_i2s_set_fmt(struct snd_soc_dai *cpu_dai, unsigned int fmt)
181 struct zx_i2s_info *i2s = snd_soc_dai_get_drvdata(cpu_dai);
182 unsigned long val;
184 val = readl_relaxed(i2s->reg_base + ZX_I2S_TIMING_CTRL);
185 val &= ~(ZX_I2S_TIMING_TIMING_MASK | ZX_I2S_TIMING_ALIGN_MASK |
186 ZX_I2S_TIMING_TEAK_MASK | ZX_I2S_TIMING_SYNC_MASK |
187 ZX_I2S_TIMING_MS_MASK);
189 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
190 case SND_SOC_DAIFMT_I2S:
191 val |= (ZX_I2S_TIMING_I2S | ZX_I2S_TIMING_STD_I2S);
192 break;
193 case SND_SOC_DAIFMT_LEFT_J:
194 val |= (ZX_I2S_TIMING_I2S | ZX_I2S_TIMING_MSB_JUSTIF);
195 break;
196 case SND_SOC_DAIFMT_RIGHT_J:
197 val |= (ZX_I2S_TIMING_I2S | ZX_I2S_TIMING_LSB_JUSTIF);
198 break;
199 default:
200 dev_err(cpu_dai->dev, "Unknown i2s timeing\n");
201 return -EINVAL;
204 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
205 case SND_SOC_DAIFMT_CBM_CFM:
206 i2s->master = 1;
207 val |= ZX_I2S_TIMING_MAST;
208 break;
209 case SND_SOC_DAIFMT_CBS_CFS:
210 i2s->master = 0;
211 val |= ZX_I2S_TIMING_SLAVE;
212 break;
213 default:
214 dev_err(cpu_dai->dev, "Unknown master/slave format\n");
215 return -EINVAL;
218 writel_relaxed(val, i2s->reg_base + ZX_I2S_TIMING_CTRL);
219 return 0;
222 static int zx_i2s_hw_params(struct snd_pcm_substream *substream,
223 struct snd_pcm_hw_params *params,
224 struct snd_soc_dai *socdai)
226 struct zx_i2s_info *i2s = snd_soc_dai_get_drvdata(socdai);
227 struct snd_dmaengine_dai_dma_data *dma_data;
228 unsigned int lane, ch_num, len, ret = 0;
229 unsigned long val;
230 unsigned long chn_cfg;
232 dma_data = snd_soc_dai_get_dma_data(socdai, substream);
233 dma_data->addr_width = params_width(params) >> 3;
235 val = readl_relaxed(i2s->reg_base + ZX_I2S_TIMING_CTRL);
236 val &= ~(ZX_I2S_TIMING_TS_WIDTH_MASK | ZX_I2S_TIMING_DATA_SIZE_MASK |
237 ZX_I2S_TIMING_LANE_MASK | ZX_I2S_TIMING_CHN_MASK |
238 ZX_I2S_TIMING_TSCFG_MASK);
240 switch (params_format(params)) {
241 case SNDRV_PCM_FORMAT_S16_LE:
242 len = 16;
243 break;
244 case SNDRV_PCM_FORMAT_S24_LE:
245 len = 24;
246 break;
247 case SNDRV_PCM_FORMAT_S32_LE:
248 len = 32;
249 break;
250 default:
251 dev_err(socdai->dev, "Unknown data format\n");
252 return -EINVAL;
254 val |= ZX_I2S_TIMING_TS_WIDTH(len) | ZX_I2S_TIMING_DATA_SIZE(len);
256 ch_num = params_channels(params);
257 switch (ch_num) {
258 case 1:
259 lane = 1;
260 chn_cfg = 2;
261 break;
262 case 2:
263 case 4:
264 case 6:
265 case 8:
266 lane = ch_num / 2;
267 chn_cfg = 3;
268 break;
269 default:
270 dev_err(socdai->dev, "Not support channel num %d\n", ch_num);
271 return -EINVAL;
273 val |= ZX_I2S_TIMING_LANE(lane);
274 val |= ZX_I2S_TIMING_TSCFG(chn_cfg);
275 val |= ZX_I2S_TIMING_CHN(ch_num);
276 writel_relaxed(val, i2s->reg_base + ZX_I2S_TIMING_CTRL);
278 if (i2s->master)
279 ret = clk_set_rate(i2s->dai_wclk,
280 params_rate(params) * ch_num * CLK_RAT);
282 return ret;
285 static int zx_i2s_trigger(struct snd_pcm_substream *substream, int cmd,
286 struct snd_soc_dai *dai)
288 struct zx_i2s_info *zx_i2s = dev_get_drvdata(dai->dev);
289 int capture = (substream->stream == SNDRV_PCM_STREAM_CAPTURE);
290 int ret = 0;
292 switch (cmd) {
293 case SNDRV_PCM_TRIGGER_START:
294 if (capture)
295 zx_i2s_rx_dma_en(zx_i2s->reg_base, true);
296 else
297 zx_i2s_tx_dma_en(zx_i2s->reg_base, true);
298 /* fall thru */
299 case SNDRV_PCM_TRIGGER_RESUME:
300 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
301 if (capture)
302 zx_i2s_rx_en(zx_i2s->reg_base, true);
303 else
304 zx_i2s_tx_en(zx_i2s->reg_base, true);
305 break;
307 case SNDRV_PCM_TRIGGER_STOP:
308 if (capture)
309 zx_i2s_rx_dma_en(zx_i2s->reg_base, false);
310 else
311 zx_i2s_tx_dma_en(zx_i2s->reg_base, false);
312 /* fall thru */
313 case SNDRV_PCM_TRIGGER_SUSPEND:
314 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
315 if (capture)
316 zx_i2s_rx_en(zx_i2s->reg_base, false);
317 else
318 zx_i2s_tx_en(zx_i2s->reg_base, false);
319 break;
321 default:
322 ret = -EINVAL;
323 break;
326 return ret;
329 static int zx_i2s_startup(struct snd_pcm_substream *substream,
330 struct snd_soc_dai *dai)
332 struct zx_i2s_info *zx_i2s = dev_get_drvdata(dai->dev);
333 int ret;
335 ret = clk_prepare_enable(zx_i2s->dai_wclk);
336 if (ret)
337 return ret;
339 ret = clk_prepare_enable(zx_i2s->dai_pclk);
340 if (ret) {
341 clk_disable_unprepare(zx_i2s->dai_wclk);
342 return ret;
345 return ret;
348 static void zx_i2s_shutdown(struct snd_pcm_substream *substream,
349 struct snd_soc_dai *dai)
351 struct zx_i2s_info *zx_i2s = dev_get_drvdata(dai->dev);
353 clk_disable_unprepare(zx_i2s->dai_wclk);
354 clk_disable_unprepare(zx_i2s->dai_pclk);
357 static struct snd_soc_dai_ops zx_i2s_dai_ops = {
358 .trigger = zx_i2s_trigger,
359 .hw_params = zx_i2s_hw_params,
360 .set_fmt = zx_i2s_set_fmt,
361 .startup = zx_i2s_startup,
362 .shutdown = zx_i2s_shutdown,
365 static const struct snd_soc_component_driver zx_i2s_component = {
366 .name = "zx-i2s",
369 static struct snd_soc_dai_driver zx_i2s_dai = {
370 .name = "zx-i2s-dai",
371 .id = 0,
372 .probe = zx_i2s_dai_probe,
373 .playback = {
374 .channels_min = 1,
375 .channels_max = 8,
376 .rates = ZX_I2S_RATES,
377 .formats = ZX_I2S_FMTBIT,
379 .capture = {
380 .channels_min = 1,
381 .channels_max = 2,
382 .rates = ZX_I2S_RATES,
383 .formats = ZX_I2S_FMTBIT,
385 .ops = &zx_i2s_dai_ops,
388 static int zx_i2s_probe(struct platform_device *pdev)
390 struct resource *res;
391 struct zx_i2s_info *zx_i2s;
392 int ret;
394 zx_i2s = devm_kzalloc(&pdev->dev, sizeof(*zx_i2s), GFP_KERNEL);
395 if (!zx_i2s)
396 return -ENOMEM;
398 zx_i2s->dai_wclk = devm_clk_get(&pdev->dev, "wclk");
399 if (IS_ERR(zx_i2s->dai_wclk)) {
400 dev_err(&pdev->dev, "Fail to get wclk\n");
401 return PTR_ERR(zx_i2s->dai_wclk);
404 zx_i2s->dai_pclk = devm_clk_get(&pdev->dev, "pclk");
405 if (IS_ERR(zx_i2s->dai_pclk)) {
406 dev_err(&pdev->dev, "Fail to get pclk\n");
407 return PTR_ERR(zx_i2s->dai_pclk);
410 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
411 zx_i2s->mapbase = res->start;
412 zx_i2s->reg_base = devm_ioremap_resource(&pdev->dev, res);
413 if (IS_ERR(zx_i2s->reg_base)) {
414 dev_err(&pdev->dev, "ioremap failed!\n");
415 return PTR_ERR(zx_i2s->reg_base);
418 writel_relaxed(0, zx_i2s->reg_base + ZX_I2S_FIFO_CTRL);
419 platform_set_drvdata(pdev, zx_i2s);
421 ret = devm_snd_soc_register_component(&pdev->dev, &zx_i2s_component,
422 &zx_i2s_dai, 1);
423 if (ret) {
424 dev_err(&pdev->dev, "Register DAI failed: %d\n", ret);
425 return ret;
428 ret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);
429 if (ret)
430 dev_err(&pdev->dev, "Register platform PCM failed: %d\n", ret);
432 return ret;
435 static const struct of_device_id zx_i2s_dt_ids[] = {
436 { .compatible = "zte,zx296702-i2s", },
439 MODULE_DEVICE_TABLE(of, zx_i2s_dt_ids);
441 static struct platform_driver i2s_driver = {
442 .probe = zx_i2s_probe,
443 .driver = {
444 .name = "zx-i2s",
445 .of_match_table = zx_i2s_dt_ids,
449 module_platform_driver(i2s_driver);
451 MODULE_AUTHOR("Jun Nie <jun.nie@linaro.org>");
452 MODULE_DESCRIPTION("ZTE I2S SoC DAI");
453 MODULE_LICENSE("GPL");