?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ocfs2: fix several issues of append dio
[linux/fpc-iii.git] / drivers / scsi / qla2xxx / qla_mr.c
blobb5029e543b918b33802ae5b18c613d1363b209eb
1 /*
2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2014 QLogic Corporation
4 *
5 * See LICENSE.qla2xxx for copyright and licensing details.
6 */
7 #include "qla_def.h"
8 #include <linux/delay.h>
9 #include <linux/pci.h>
10 #include <linux/ratelimit.h>
11 #include <linux/vmalloc.h>
12 #include <scsi/scsi_tcq.h>
13 #include <linux/utsname.h>
14
15
16 /* QLAFX00 specific Mailbox implementation functions */
17
18 /*
19 * qlafx00_mailbox_command
20 * Issue mailbox command and waits for completion.
21 *
22 * Input:
23 * ha = adapter block pointer.
24 * mcp = driver internal mbx struct pointer.
25 *
26 * Output:
27 * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data.
28 *
29 * Returns:
30 * 0 : QLA_SUCCESS = cmd performed success
31 * 1 : QLA_FUNCTION_FAILED (error encountered)
32 * 6 : QLA_FUNCTION_TIMEOUT (timeout condition encountered)
33 *
34 * Context:
35 * Kernel context.
36 */
37 static int
38 qlafx00_mailbox_command(scsi_qla_host_t *vha, struct mbx_cmd_32 *mcp)
39
40 {
41 int rval;
42 unsigned long flags = 0;
43 device_reg_t *reg;
44 uint8_t abort_active;
45 uint8_t io_lock_on;
46 uint16_t command = 0;
47 uint32_t *iptr;
48 uint32_t __iomem *optr;
49 uint32_t cnt;
50 uint32_t mboxes;
51 unsigned long wait_time;
52 struct qla_hw_data *ha = vha->hw;
53 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
54
55 if (ha->pdev->error_state > pci_channel_io_frozen) {
56 ql_log(ql_log_warn, vha, 0x115c,
57 "error_state is greater than pci_channel_io_frozen, "
58 "exiting.\n");
59 return QLA_FUNCTION_TIMEOUT;
60 }
61
62 if (vha->device_flags & DFLG_DEV_FAILED) {
63 ql_log(ql_log_warn, vha, 0x115f,
64 "Device in failed state, exiting.\n");
65 return QLA_FUNCTION_TIMEOUT;
66 }
67
68 reg = ha->iobase;
69 io_lock_on = base_vha->flags.init_done;
70
71 rval = QLA_SUCCESS;
72 abort_active = test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
73
74 if (ha->flags.pci_channel_io_perm_failure) {
75 ql_log(ql_log_warn, vha, 0x1175,
76 "Perm failure on EEH timeout MBX, exiting.\n");
77 return QLA_FUNCTION_TIMEOUT;
78 }
79
80 if (ha->flags.isp82xx_fw_hung) {
81 /* Setting Link-Down error */
82 mcp->mb[0] = MBS_LINK_DOWN_ERROR;
83 ql_log(ql_log_warn, vha, 0x1176,
84 "FW hung = %d.\n", ha->flags.isp82xx_fw_hung);
85 rval = QLA_FUNCTION_FAILED;
86 goto premature_exit;
87 }
88
89 /*
90 * Wait for active mailbox commands to finish by waiting at most tov
91 * seconds. This is to serialize actual issuing of mailbox cmds during
92 * non ISP abort time.
93 */
94 if (!wait_for_completion_timeout(&ha->mbx_cmd_comp, mcp->tov * HZ)) {
95 /* Timeout occurred. Return error. */
96 ql_log(ql_log_warn, vha, 0x1177,
97 "Cmd access timeout, cmd=0x%x, Exiting.\n",
98 mcp->mb[0]);
99 return QLA_FUNCTION_TIMEOUT;
100 }
101
102 ha->flags.mbox_busy = 1;
103 /* Save mailbox command for debug */
104 ha->mcp32 = mcp;
105
106 ql_dbg(ql_dbg_mbx, vha, 0x1178,
107 "Prepare to issue mbox cmd=0x%x.\n", mcp->mb[0]);
108
109 spin_lock_irqsave(&ha->hardware_lock, flags);
110
111 /* Load mailbox registers. */
112 optr = (uint32_t __iomem *)&reg->ispfx00.mailbox0;
113
114 iptr = mcp->mb;
115 command = mcp->mb[0];
116 mboxes = mcp->out_mb;
117
118 for (cnt = 0; cnt < ha->mbx_count; cnt++) {
119 if (mboxes & BIT_0)
120 WRT_REG_DWORD(optr, *iptr);
121
122 mboxes >>= 1;
123 optr++;
124 iptr++;
125 }
126
127 /* Issue set host interrupt command to send cmd out. */
128 ha->flags.mbox_int = 0;
129 clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
130
131 ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1172,
132 (uint8_t *)mcp->mb, 16);
133 ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1173,
134 ((uint8_t *)mcp->mb + 0x10), 16);
135 ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1174,
136 ((uint8_t *)mcp->mb + 0x20), 8);
137
138 /* Unlock mbx registers and wait for interrupt */
139 ql_dbg(ql_dbg_mbx, vha, 0x1179,
140 "Going to unlock irq & waiting for interrupts. "
141 "jiffies=%lx.\n", jiffies);
142
143 /* Wait for mbx cmd completion until timeout */
144 if ((!abort_active && io_lock_on) || IS_NOPOLLING_TYPE(ha)) {
145 set_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags);
146
147 QLAFX00_SET_HST_INTR(ha, ha->mbx_intr_code);
148 spin_unlock_irqrestore(&ha->hardware_lock, flags);
149
150 wait_for_completion_timeout(&ha->mbx_intr_comp, mcp->tov * HZ);
151 } else {
152 ql_dbg(ql_dbg_mbx, vha, 0x112c,
153 "Cmd=%x Polling Mode.\n", command);
154
155 QLAFX00_SET_HST_INTR(ha, ha->mbx_intr_code);
156 spin_unlock_irqrestore(&ha->hardware_lock, flags);
157
158 wait_time = jiffies + mcp->tov * HZ; /* wait at most tov secs */
159 while (!ha->flags.mbox_int) {
160 if (time_after(jiffies, wait_time))
161 break;
162
163 /* Check for pending interrupts. */
164 qla2x00_poll(ha->rsp_q_map[0]);
165
166 if (!ha->flags.mbox_int &&
167 !(IS_QLA2200(ha) &&
168 command == MBC_LOAD_RISC_RAM_EXTENDED))
169 usleep_range(10000, 11000);
170 } /* while */
171 ql_dbg(ql_dbg_mbx, vha, 0x112d,
172 "Waited %d sec.\n",
173 (uint)((jiffies - (wait_time - (mcp->tov * HZ)))/HZ));
174 }
175
176 /* Check whether we timed out */
177 if (ha->flags.mbox_int) {
178 uint32_t *iptr2;
179
180 ql_dbg(ql_dbg_mbx, vha, 0x112e,
181 "Cmd=%x completed.\n", command);
182
183 /* Got interrupt. Clear the flag. */
184 ha->flags.mbox_int = 0;
185 clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
186
187 if (ha->mailbox_out32[0] != MBS_COMMAND_COMPLETE)
188 rval = QLA_FUNCTION_FAILED;
189
190 /* Load return mailbox registers. */
191 iptr2 = mcp->mb;
192 iptr = (uint32_t *)&ha->mailbox_out32[0];
193 mboxes = mcp->in_mb;
194 for (cnt = 0; cnt < ha->mbx_count; cnt++) {
195 if (mboxes & BIT_0)
196 *iptr2 = *iptr;
197
198 mboxes >>= 1;
199 iptr2++;
200 iptr++;
201 }
202 } else {
203
204 rval = QLA_FUNCTION_TIMEOUT;
205 }
206
207 ha->flags.mbox_busy = 0;
208
209 /* Clean up */
210 ha->mcp32 = NULL;
211
212 if ((abort_active || !io_lock_on) && !IS_NOPOLLING_TYPE(ha)) {
213 ql_dbg(ql_dbg_mbx, vha, 0x113a,
214 "checking for additional resp interrupt.\n");
215
216 /* polling mode for non isp_abort commands. */
217 qla2x00_poll(ha->rsp_q_map[0]);
218 }
219
220 if (rval == QLA_FUNCTION_TIMEOUT &&
221 mcp->mb[0] != MBC_GEN_SYSTEM_ERROR) {
222 if (!io_lock_on || (mcp->flags & IOCTL_CMD) ||
223 ha->flags.eeh_busy) {
224 /* not in dpc. schedule it for dpc to take over. */
225 ql_dbg(ql_dbg_mbx, vha, 0x115d,
226 "Timeout, schedule isp_abort_needed.\n");
227
228 if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) &&
229 !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) &&
230 !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) {
231
232 ql_log(ql_log_info, base_vha, 0x115e,
233 "Mailbox cmd timeout occurred, cmd=0x%x, "
234 "mb[0]=0x%x, eeh_busy=0x%x. Scheduling ISP "
235 "abort.\n", command, mcp->mb[0],
236 ha->flags.eeh_busy);
237 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
238 qla2xxx_wake_dpc(vha);
239 }
240 } else if (!abort_active) {
241 /* call abort directly since we are in the DPC thread */
242 ql_dbg(ql_dbg_mbx, vha, 0x1160,
243 "Timeout, calling abort_isp.\n");
244
245 if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) &&
246 !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) &&
247 !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) {
248
249 ql_log(ql_log_info, base_vha, 0x1161,
250 "Mailbox cmd timeout occurred, cmd=0x%x, "
251 "mb[0]=0x%x. Scheduling ISP abort ",
252 command, mcp->mb[0]);
253
254 set_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags);
255 clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
256 if (ha->isp_ops->abort_isp(vha)) {
257 /* Failed. retry later. */
258 set_bit(ISP_ABORT_NEEDED,
259 &vha->dpc_flags);
260 }
261 clear_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags);
262 ql_dbg(ql_dbg_mbx, vha, 0x1162,
263 "Finished abort_isp.\n");
264 }
265 }
266 }
267
268 premature_exit:
269 /* Allow next mbx cmd to come in. */
270 complete(&ha->mbx_cmd_comp);
271
272 if (rval) {
273 ql_log(ql_log_warn, base_vha, 0x1163,
274 "**** Failed mbx[0]=%x, mb[1]=%x, mb[2]=%x, "
275 "mb[3]=%x, cmd=%x ****.\n",
276 mcp->mb[0], mcp->mb[1], mcp->mb[2], mcp->mb[3], command);
277 } else {
278 ql_dbg(ql_dbg_mbx, base_vha, 0x1164, "Done %s.\n", __func__);
279 }
280
281 return rval;
282 }
283
284 /*
285 * qlafx00_driver_shutdown
286 * Indicate a driver shutdown to firmware.
287 *
288 * Input:
289 * ha = adapter block pointer.
290 *
291 * Returns:
292 * local function return status code.
293 *
294 * Context:
295 * Kernel context.
296 */
297 int
298 qlafx00_driver_shutdown(scsi_qla_host_t *vha, int tmo)
299 {
300 int rval;
301 struct mbx_cmd_32 mc;
302 struct mbx_cmd_32 *mcp = &mc;
303
304 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1166,
305 "Entered %s.\n", __func__);
306
307 mcp->mb[0] = MBC_MR_DRV_SHUTDOWN;
308 mcp->out_mb = MBX_0;
309 mcp->in_mb = MBX_0;
310 if (tmo)
311 mcp->tov = tmo;
312 else
313 mcp->tov = MBX_TOV_SECONDS;
314 mcp->flags = 0;
315 rval = qlafx00_mailbox_command(vha, mcp);
316
317 if (rval != QLA_SUCCESS) {
318 ql_dbg(ql_dbg_mbx, vha, 0x1167,
319 "Failed=%x.\n", rval);
320 } else {
321 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1168,
322 "Done %s.\n", __func__);
323 }
324
325 return rval;
326 }
327
328 /*
329 * qlafx00_get_firmware_state
330 * Get adapter firmware state.
331 *
332 * Input:
333 * ha = adapter block pointer.
334 * TARGET_QUEUE_LOCK must be released.
335 * ADAPTER_STATE_LOCK must be released.
336 *
337 * Returns:
338 * qla7xxx local function return status code.
339 *
340 * Context:
341 * Kernel context.
342 */
343 static int
344 qlafx00_get_firmware_state(scsi_qla_host_t *vha, uint32_t *states)
345 {
346 int rval;
347 struct mbx_cmd_32 mc;
348 struct mbx_cmd_32 *mcp = &mc;
349
350 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1169,
351 "Entered %s.\n", __func__);
352
353 mcp->mb[0] = MBC_GET_FIRMWARE_STATE;
354 mcp->out_mb = MBX_0;
355 mcp->in_mb = MBX_1|MBX_0;
356 mcp->tov = MBX_TOV_SECONDS;
357 mcp->flags = 0;
358 rval = qlafx00_mailbox_command(vha, mcp);
359
360 /* Return firmware states. */
361 states[0] = mcp->mb[1];
362
363 if (rval != QLA_SUCCESS) {
364 ql_dbg(ql_dbg_mbx, vha, 0x116a,
365 "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
366 } else {
367 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116b,
368 "Done %s.\n", __func__);
369 }
370 return rval;
371 }
372
373 /*
374 * qlafx00_init_firmware
375 * Initialize adapter firmware.
376 *
377 * Input:
378 * ha = adapter block pointer.
379 * dptr = Initialization control block pointer.
380 * size = size of initialization control block.
381 * TARGET_QUEUE_LOCK must be released.
382 * ADAPTER_STATE_LOCK must be released.
383 *
384 * Returns:
385 * qlafx00 local function return status code.
386 *
387 * Context:
388 * Kernel context.
389 */
390 int
391 qlafx00_init_firmware(scsi_qla_host_t *vha, uint16_t size)
392 {
393 int rval;
394 struct mbx_cmd_32 mc;
395 struct mbx_cmd_32 *mcp = &mc;
396 struct qla_hw_data *ha = vha->hw;
397
398 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116c,
399 "Entered %s.\n", __func__);
400
401 mcp->mb[0] = MBC_INITIALIZE_FIRMWARE;
402
403 mcp->mb[1] = 0;
404 mcp->mb[2] = MSD(ha->init_cb_dma);
405 mcp->mb[3] = LSD(ha->init_cb_dma);
406
407 mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
408 mcp->in_mb = MBX_0;
409 mcp->buf_size = size;
410 mcp->flags = MBX_DMA_OUT;
411 mcp->tov = MBX_TOV_SECONDS;
412 rval = qlafx00_mailbox_command(vha, mcp);
413
414 if (rval != QLA_SUCCESS) {
415 ql_dbg(ql_dbg_mbx, vha, 0x116d,
416 "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
417 } else {
418 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116e,
419 "Done %s.\n", __func__);
420 }
421 return rval;
422 }
423
424 /*
425 * qlafx00_mbx_reg_test
426 */
427 static int
428 qlafx00_mbx_reg_test(scsi_qla_host_t *vha)
429 {
430 int rval;
431 struct mbx_cmd_32 mc;
432 struct mbx_cmd_32 *mcp = &mc;
433
434 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116f,
435 "Entered %s.\n", __func__);
436
437
438 mcp->mb[0] = MBC_MAILBOX_REGISTER_TEST;
439 mcp->mb[1] = 0xAAAA;
440 mcp->mb[2] = 0x5555;
441 mcp->mb[3] = 0xAA55;
442 mcp->mb[4] = 0x55AA;
443 mcp->mb[5] = 0xA5A5;
444 mcp->mb[6] = 0x5A5A;
445 mcp->mb[7] = 0x2525;
446 mcp->mb[8] = 0xBBBB;
447 mcp->mb[9] = 0x6666;
448 mcp->mb[10] = 0xBB66;
449 mcp->mb[11] = 0x66BB;
450 mcp->mb[12] = 0xB6B6;
451 mcp->mb[13] = 0x6B6B;
452 mcp->mb[14] = 0x3636;
453 mcp->mb[15] = 0xCCCC;
454
455
456 mcp->out_mb = MBX_15|MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|
457 MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
458 mcp->in_mb = MBX_15|MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|
459 MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
460 mcp->buf_size = 0;
461 mcp->flags = MBX_DMA_OUT;
462 mcp->tov = MBX_TOV_SECONDS;
463 rval = qlafx00_mailbox_command(vha, mcp);
464 if (rval == QLA_SUCCESS) {
465 if (mcp->mb[17] != 0xAAAA || mcp->mb[18] != 0x5555 ||
466 mcp->mb[19] != 0xAA55 || mcp->mb[20] != 0x55AA)
467 rval = QLA_FUNCTION_FAILED;
468 if (mcp->mb[21] != 0xA5A5 || mcp->mb[22] != 0x5A5A ||
469 mcp->mb[23] != 0x2525 || mcp->mb[24] != 0xBBBB)
470 rval = QLA_FUNCTION_FAILED;
471 if (mcp->mb[25] != 0x6666 || mcp->mb[26] != 0xBB66 ||
472 mcp->mb[27] != 0x66BB || mcp->mb[28] != 0xB6B6)
473 rval = QLA_FUNCTION_FAILED;
474 if (mcp->mb[29] != 0x6B6B || mcp->mb[30] != 0x3636 ||
475 mcp->mb[31] != 0xCCCC)
476 rval = QLA_FUNCTION_FAILED;
477 }
478
479 if (rval != QLA_SUCCESS) {
480 ql_dbg(ql_dbg_mbx, vha, 0x1170,
481 "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
482 } else {
483 ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1171,
484 "Done %s.\n", __func__);
485 }
486 return rval;
487 }
488
489 /**
490 * qlafx00_pci_config() - Setup ISPFx00 PCI configuration registers.
491 * @ha: HA context
492 *
493 * Returns 0 on success.
494 */
495 int
496 qlafx00_pci_config(scsi_qla_host_t *vha)
497 {
498 uint16_t w;
499 struct qla_hw_data *ha = vha->hw;
500
501 pci_set_master(ha->pdev);
502 pci_try_set_mwi(ha->pdev);
503
504 pci_read_config_word(ha->pdev, PCI_COMMAND, &w);
505 w |= (PCI_COMMAND_PARITY | PCI_COMMAND_SERR);
506 w &= ~PCI_COMMAND_INTX_DISABLE;
507 pci_write_config_word(ha->pdev, PCI_COMMAND, w);
508
509 /* PCIe -- adjust Maximum Read Request Size (2048). */
510 if (pci_is_pcie(ha->pdev))
511 pcie_set_readrq(ha->pdev, 2048);
512
513 ha->chip_revision = ha->pdev->revision;
514
515 return QLA_SUCCESS;
516 }
517
518 /**
519 * qlafx00_warm_reset() - Perform warm reset of iSA(CPUs being reset on SOC).
520 * @ha: HA context
521 *
522 */
523 static inline void
524 qlafx00_soc_cpu_reset(scsi_qla_host_t *vha)
525 {
526 unsigned long flags = 0;
527 struct qla_hw_data *ha = vha->hw;
528 int i, core;
529 uint32_t cnt;
530 uint32_t reg_val;
531
532 spin_lock_irqsave(&ha->hardware_lock, flags);
533
534 QLAFX00_SET_HBA_SOC_REG(ha, 0x80004, 0);
535 QLAFX00_SET_HBA_SOC_REG(ha, 0x82004, 0);
536
537 /* stop the XOR DMA engines */
538 QLAFX00_SET_HBA_SOC_REG(ha, 0x60920, 0x02);
539 QLAFX00_SET_HBA_SOC_REG(ha, 0x60924, 0x02);
540 QLAFX00_SET_HBA_SOC_REG(ha, 0xf0920, 0x02);
541 QLAFX00_SET_HBA_SOC_REG(ha, 0xf0924, 0x02);
542
543 /* stop the IDMA engines */
544 reg_val = QLAFX00_GET_HBA_SOC_REG(ha, 0x60840);
545 reg_val &= ~(1<<12);
546 QLAFX00_SET_HBA_SOC_REG(ha, 0x60840, reg_val);
547
548 reg_val = QLAFX00_GET_HBA_SOC_REG(ha, 0x60844);
549 reg_val &= ~(1<<12);
550 QLAFX00_SET_HBA_SOC_REG(ha, 0x60844, reg_val);
551
552 reg_val = QLAFX00_GET_HBA_SOC_REG(ha, 0x60848);
553 reg_val &= ~(1<<12);
554 QLAFX00_SET_HBA_SOC_REG(ha, 0x60848, reg_val);
555
556 reg_val = QLAFX00_GET_HBA_SOC_REG(ha, 0x6084C);
557 reg_val &= ~(1<<12);
558 QLAFX00_SET_HBA_SOC_REG(ha, 0x6084C, reg_val);
559
560 for (i = 0; i < 100000; i++) {
561 if ((QLAFX00_GET_HBA_SOC_REG(ha, 0xd0000) & 0x10000000) == 0 &&
562 (QLAFX00_GET_HBA_SOC_REG(ha, 0x10600) & 0x1) == 0)
563 break;
564 udelay(100);
565 }
566
567 /* Set all 4 cores in reset */
568 for (i = 0; i < 4; i++) {
569 QLAFX00_SET_HBA_SOC_REG(ha,
570 (SOC_SW_RST_CONTROL_REG_CORE0 + 8*i), (0xF01));
571 QLAFX00_SET_HBA_SOC_REG(ha,
572 (SOC_SW_RST_CONTROL_REG_CORE0 + 4 + 8*i), (0x01010101));
573 }
574
575 /* Reset all units in Fabric */
576 QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_RST_CONTROL_REG, (0x011f0101));
577
578 /* */
579 QLAFX00_SET_HBA_SOC_REG(ha, 0x10610, 1);
580 QLAFX00_SET_HBA_SOC_REG(ha, 0x10600, 0);
581
582 /* Set all 4 core Memory Power Down Registers */
583 for (i = 0; i < 5; i++) {
584 QLAFX00_SET_HBA_SOC_REG(ha,
585 (SOC_PWR_MANAGEMENT_PWR_DOWN_REG + 4*i), (0x0));
586 }
587
588 /* Reset all interrupt control registers */
589 for (i = 0; i < 115; i++) {
590 QLAFX00_SET_HBA_SOC_REG(ha,
591 (SOC_INTERRUPT_SOURCE_I_CONTROL_REG + 4*i), (0x0));
592 }
593
594 /* Reset Timers control registers. per core */
595 for (core = 0; core < 4; core++)
596 for (i = 0; i < 8; i++)
597 QLAFX00_SET_HBA_SOC_REG(ha,
598 (SOC_CORE_TIMER_REG + 0x100*core + 4*i), (0x0));
599
600 /* Reset per core IRQ ack register */
601 for (core = 0; core < 4; core++)
602 QLAFX00_SET_HBA_SOC_REG(ha,
603 (SOC_IRQ_ACK_REG + 0x100*core), (0x3FF));
604
605 /* Set Fabric control and config to defaults */
606 QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_CONTROL_REG, (0x2));
607 QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_CONFIG_REG, (0x3));
608
609 /* Kick in Fabric units */
610 QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_RST_CONTROL_REG, (0x0));
611
612 /* Kick in Core0 to start boot process */
613 QLAFX00_SET_HBA_SOC_REG(ha, SOC_SW_RST_CONTROL_REG_CORE0, (0xF00));
614
615 spin_unlock_irqrestore(&ha->hardware_lock, flags);
616
617 /* Wait 10secs for soft-reset to complete. */
618 for (cnt = 10; cnt; cnt--) {
619 msleep(1000);
620 barrier();
621 }
622 }
623
624 /**
625 * qlafx00_soft_reset() - Soft Reset ISPFx00.
626 * @ha: HA context
627 *
628 * Returns 0 on success.
629 */
630 void
631 qlafx00_soft_reset(scsi_qla_host_t *vha)
632 {
633 struct qla_hw_data *ha = vha->hw;
634
635 if (unlikely(pci_channel_offline(ha->pdev) &&
636 ha->flags.pci_channel_io_perm_failure))
637 return;
638
639 ha->isp_ops->disable_intrs(ha);
640 qlafx00_soc_cpu_reset(vha);
641 }
642
643 /**
644 * qlafx00_chip_diag() - Test ISPFx00 for proper operation.
645 * @ha: HA context
646 *
647 * Returns 0 on success.
648 */
649 int
650 qlafx00_chip_diag(scsi_qla_host_t *vha)
651 {
652 int rval = 0;
653 struct qla_hw_data *ha = vha->hw;
654 struct req_que *req = ha->req_q_map[0];
655
656 ha->fw_transfer_size = REQUEST_ENTRY_SIZE * req->length;
657
658 rval = qlafx00_mbx_reg_test(vha);
659 if (rval) {
660 ql_log(ql_log_warn, vha, 0x1165,
661 "Failed mailbox send register test\n");
662 } else {
663 /* Flag a successful rval */
664 rval = QLA_SUCCESS;
665 }
666 return rval;
667 }
668
669 void
670 qlafx00_config_rings(struct scsi_qla_host *vha)
671 {
672 struct qla_hw_data *ha = vha->hw;
673 struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
674
675 WRT_REG_DWORD(&reg->req_q_in, 0);
676 WRT_REG_DWORD(&reg->req_q_out, 0);
677
678 WRT_REG_DWORD(&reg->rsp_q_in, 0);
679 WRT_REG_DWORD(&reg->rsp_q_out, 0);
680
681 /* PCI posting */
682 RD_REG_DWORD(&reg->rsp_q_out);
683 }
684
685 char *
686 qlafx00_pci_info_str(struct scsi_qla_host *vha, char *str)
687 {
688 struct qla_hw_data *ha = vha->hw;
689
690 if (pci_is_pcie(ha->pdev)) {
691 strcpy(str, "PCIe iSA");
692 return str;
693 }
694 return str;
695 }
696
697 char *
698 qlafx00_fw_version_str(struct scsi_qla_host *vha, char *str, size_t size)
699 {
700 struct qla_hw_data *ha = vha->hw;
701
702 snprintf(str, size, "%s", ha->mr.fw_version);
703 return str;
704 }
705
706 void
707 qlafx00_enable_intrs(struct qla_hw_data *ha)
708 {
709 unsigned long flags = 0;
710
711 spin_lock_irqsave(&ha->hardware_lock, flags);
712 ha->interrupts_on = 1;
713 QLAFX00_ENABLE_ICNTRL_REG(ha);
714 spin_unlock_irqrestore(&ha->hardware_lock, flags);
715 }
716
717 void
718 qlafx00_disable_intrs(struct qla_hw_data *ha)
719 {
720 unsigned long flags = 0;
721
722 spin_lock_irqsave(&ha->hardware_lock, flags);
723 ha->interrupts_on = 0;
724 QLAFX00_DISABLE_ICNTRL_REG(ha);
725 spin_unlock_irqrestore(&ha->hardware_lock, flags);
726 }
727
728 int
729 qlafx00_abort_target(fc_port_t *fcport, uint64_t l, int tag)
730 {
731 return qla2x00_async_tm_cmd(fcport, TCF_TARGET_RESET, l, tag);
732 }
733
734 int
735 qlafx00_lun_reset(fc_port_t *fcport, uint64_t l, int tag)
736 {
737 return qla2x00_async_tm_cmd(fcport, TCF_LUN_RESET, l, tag);
738 }
739
740 int
741 qlafx00_loop_reset(scsi_qla_host_t *vha)
742 {
743 int ret;
744 struct fc_port *fcport;
745 struct qla_hw_data *ha = vha->hw;
746
747 if (ql2xtargetreset) {
748 list_for_each_entry(fcport, &vha->vp_fcports, list) {
749 if (fcport->port_type != FCT_TARGET)
750 continue;
751
752 ret = ha->isp_ops->target_reset(fcport, 0, 0);
753 if (ret != QLA_SUCCESS) {
754 ql_dbg(ql_dbg_taskm, vha, 0x803d,
755 "Bus Reset failed: Reset=%d "
756 "d_id=%x.\n", ret, fcport->d_id.b24);
757 }
758 }
759 }
760 return QLA_SUCCESS;
761 }
762
763 int
764 qlafx00_iospace_config(struct qla_hw_data *ha)
765 {
766 if (pci_request_selected_regions(ha->pdev, ha->bars,
767 QLA2XXX_DRIVER_NAME)) {
768 ql_log_pci(ql_log_fatal, ha->pdev, 0x014e,
769 "Failed to reserve PIO/MMIO regions (%s), aborting.\n",
770 pci_name(ha->pdev));
771 goto iospace_error_exit;
772 }
773
774 /* Use MMIO operations for all accesses. */
775 if (!(pci_resource_flags(ha->pdev, 0) & IORESOURCE_MEM)) {
776 ql_log_pci(ql_log_warn, ha->pdev, 0x014f,
777 "Invalid pci I/O region size (%s).\n",
778 pci_name(ha->pdev));
779 goto iospace_error_exit;
780 }
781 if (pci_resource_len(ha->pdev, 0) < BAR0_LEN_FX00) {
782 ql_log_pci(ql_log_warn, ha->pdev, 0x0127,
783 "Invalid PCI mem BAR0 region size (%s), aborting\n",
784 pci_name(ha->pdev));
785 goto iospace_error_exit;
786 }
787
788 ha->cregbase =
789 ioremap_nocache(pci_resource_start(ha->pdev, 0), BAR0_LEN_FX00);
790 if (!ha->cregbase) {
791 ql_log_pci(ql_log_fatal, ha->pdev, 0x0128,
792 "cannot remap MMIO (%s), aborting\n", pci_name(ha->pdev));
793 goto iospace_error_exit;
794 }
795
796 if (!(pci_resource_flags(ha->pdev, 2) & IORESOURCE_MEM)) {
797 ql_log_pci(ql_log_warn, ha->pdev, 0x0129,
798 "region #2 not an MMIO resource (%s), aborting\n",
799 pci_name(ha->pdev));
800 goto iospace_error_exit;
801 }
802 if (pci_resource_len(ha->pdev, 2) < BAR2_LEN_FX00) {
803 ql_log_pci(ql_log_warn, ha->pdev, 0x012a,
804 "Invalid PCI mem BAR2 region size (%s), aborting\n",
805 pci_name(ha->pdev));
806 goto iospace_error_exit;
807 }
808
809 ha->iobase =
810 ioremap_nocache(pci_resource_start(ha->pdev, 2), BAR2_LEN_FX00);
811 if (!ha->iobase) {
812 ql_log_pci(ql_log_fatal, ha->pdev, 0x012b,
813 "cannot remap MMIO (%s), aborting\n", pci_name(ha->pdev));
814 goto iospace_error_exit;
815 }
816
817 /* Determine queue resources */
818 ha->max_req_queues = ha->max_rsp_queues = 1;
819
820 ql_log_pci(ql_log_info, ha->pdev, 0x012c,
821 "Bars 0x%x, iobase0 0x%p, iobase2 0x%p\n",
822 ha->bars, ha->cregbase, ha->iobase);
823
824 return 0;
825
826 iospace_error_exit:
827 return -ENOMEM;
828 }
829
830 static void
831 qlafx00_save_queue_ptrs(struct scsi_qla_host *vha)
832 {
833 struct qla_hw_data *ha = vha->hw;
834 struct req_que *req = ha->req_q_map[0];
835 struct rsp_que *rsp = ha->rsp_q_map[0];
836
837 req->length_fx00 = req->length;
838 req->ring_fx00 = req->ring;
839 req->dma_fx00 = req->dma;
840
841 rsp->length_fx00 = rsp->length;
842 rsp->ring_fx00 = rsp->ring;
843 rsp->dma_fx00 = rsp->dma;
844
845 ql_dbg(ql_dbg_init, vha, 0x012d,
846 "req: %p, ring_fx00: %p, length_fx00: 0x%x,"
847 "req->dma_fx00: 0x%llx\n", req, req->ring_fx00,
848 req->length_fx00, (u64)req->dma_fx00);
849
850 ql_dbg(ql_dbg_init, vha, 0x012e,
851 "rsp: %p, ring_fx00: %p, length_fx00: 0x%x,"
852 "rsp->dma_fx00: 0x%llx\n", rsp, rsp->ring_fx00,
853 rsp->length_fx00, (u64)rsp->dma_fx00);
854 }
855
856 static int
857 qlafx00_config_queues(struct scsi_qla_host *vha)
858 {
859 struct qla_hw_data *ha = vha->hw;
860 struct req_que *req = ha->req_q_map[0];
861 struct rsp_que *rsp = ha->rsp_q_map[0];
862 dma_addr_t bar2_hdl = pci_resource_start(ha->pdev, 2);
863
864 req->length = ha->req_que_len;
865 req->ring = (void __force *)ha->iobase + ha->req_que_off;
866 req->dma = bar2_hdl + ha->req_que_off;
867 if ((!req->ring) || (req->length == 0)) {
868 ql_log_pci(ql_log_info, ha->pdev, 0x012f,
869 "Unable to allocate memory for req_ring\n");
870 return QLA_FUNCTION_FAILED;
871 }
872
873 ql_dbg(ql_dbg_init, vha, 0x0130,
874 "req: %p req_ring pointer %p req len 0x%x "
875 "req off 0x%x\n, req->dma: 0x%llx",
876 req, req->ring, req->length,
877 ha->req_que_off, (u64)req->dma);
878
879 rsp->length = ha->rsp_que_len;
880 rsp->ring = (void __force *)ha->iobase + ha->rsp_que_off;
881 rsp->dma = bar2_hdl + ha->rsp_que_off;
882 if ((!rsp->ring) || (rsp->length == 0)) {
883 ql_log_pci(ql_log_info, ha->pdev, 0x0131,
884 "Unable to allocate memory for rsp_ring\n");
885 return QLA_FUNCTION_FAILED;
886 }
887
888 ql_dbg(ql_dbg_init, vha, 0x0132,
889 "rsp: %p rsp_ring pointer %p rsp len 0x%x "
890 "rsp off 0x%x, rsp->dma: 0x%llx\n",
891 rsp, rsp->ring, rsp->length,
892 ha->rsp_que_off, (u64)rsp->dma);
893
894 return QLA_SUCCESS;
895 }
896
897 static int
898 qlafx00_init_fw_ready(scsi_qla_host_t *vha)
899 {
900 int rval = 0;
901 unsigned long wtime;
902 uint16_t wait_time; /* Wait time */
903 struct qla_hw_data *ha = vha->hw;
904 struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
905 uint32_t aenmbx, aenmbx7 = 0;
906 uint32_t pseudo_aen;
907 uint32_t state[5];
908 bool done = false;
909
910 /* 30 seconds wait - Adjust if required */
911 wait_time = 30;
912
913 pseudo_aen = RD_REG_DWORD(&reg->pseudoaen);
914 if (pseudo_aen == 1) {
915 aenmbx7 = RD_REG_DWORD(&reg->initval7);
916 ha->mbx_intr_code = MSW(aenmbx7);
917 ha->rqstq_intr_code = LSW(aenmbx7);
918 rval = qlafx00_driver_shutdown(vha, 10);
919 if (rval != QLA_SUCCESS)
920 qlafx00_soft_reset(vha);
921 }
922
923 /* wait time before firmware ready */
924 wtime = jiffies + (wait_time * HZ);
925 do {
926 aenmbx = RD_REG_DWORD(&reg->aenmailbox0);
927 barrier();
928 ql_dbg(ql_dbg_mbx, vha, 0x0133,
929 "aenmbx: 0x%x\n", aenmbx);
930
931 switch (aenmbx) {
932 case MBA_FW_NOT_STARTED:
933 case MBA_FW_STARTING:
934 break;
935
936 case MBA_SYSTEM_ERR:
937 case MBA_REQ_TRANSFER_ERR:
938 case MBA_RSP_TRANSFER_ERR:
939 case MBA_FW_INIT_FAILURE:
940 qlafx00_soft_reset(vha);
941 break;
942
943 case MBA_FW_RESTART_CMPLT:
944 /* Set the mbx and rqstq intr code */
945 aenmbx7 = RD_REG_DWORD(&reg->aenmailbox7);
946 ha->mbx_intr_code = MSW(aenmbx7);
947 ha->rqstq_intr_code = LSW(aenmbx7);
948 ha->req_que_off = RD_REG_DWORD(&reg->aenmailbox1);
949 ha->rsp_que_off = RD_REG_DWORD(&reg->aenmailbox3);
950 ha->req_que_len = RD_REG_DWORD(&reg->aenmailbox5);
951 ha->rsp_que_len = RD_REG_DWORD(&reg->aenmailbox6);
952 WRT_REG_DWORD(&reg->aenmailbox0, 0);
953 RD_REG_DWORD_RELAXED(&reg->aenmailbox0);
954 ql_dbg(ql_dbg_init, vha, 0x0134,
955 "f/w returned mbx_intr_code: 0x%x, "
956 "rqstq_intr_code: 0x%x\n",
957 ha->mbx_intr_code, ha->rqstq_intr_code);
958 QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
959 rval = QLA_SUCCESS;
960 done = true;
961 break;
962
963 default:
964 if ((aenmbx & 0xFF00) == MBA_FW_INIT_INPROGRESS)
965 break;
966
967 /* If fw is apparently not ready. In order to continue,
968 * we might need to issue Mbox cmd, but the problem is
969 * that the DoorBell vector values that come with the
970 * 8060 AEN are most likely gone by now (and thus no
971 * bell would be rung on the fw side when mbox cmd is
972 * issued). We have to therefore grab the 8060 AEN
973 * shadow regs (filled in by FW when the last 8060
974 * AEN was being posted).
975 * Do the following to determine what is needed in
976 * order to get the FW ready:
977 * 1. reload the 8060 AEN values from the shadow regs
978 * 2. clear int status to get rid of possible pending
979 * interrupts
980 * 3. issue Get FW State Mbox cmd to determine fw state
981 * Set the mbx and rqstq intr code from Shadow Regs
982 */
983 aenmbx7 = RD_REG_DWORD(&reg->initval7);
984 ha->mbx_intr_code = MSW(aenmbx7);
985 ha->rqstq_intr_code = LSW(aenmbx7);
986 ha->req_que_off = RD_REG_DWORD(&reg->initval1);
987 ha->rsp_que_off = RD_REG_DWORD(&reg->initval3);
988 ha->req_que_len = RD_REG_DWORD(&reg->initval5);
989 ha->rsp_que_len = RD_REG_DWORD(&reg->initval6);
990 ql_dbg(ql_dbg_init, vha, 0x0135,
991 "f/w returned mbx_intr_code: 0x%x, "
992 "rqstq_intr_code: 0x%x\n",
993 ha->mbx_intr_code, ha->rqstq_intr_code);
994 QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
995
996 /* Get the FW state */
997 rval = qlafx00_get_firmware_state(vha, state);
998 if (rval != QLA_SUCCESS) {
999 /* Retry if timer has not expired */
1000 break;
1001 }
1002
1003 if (state[0] == FSTATE_FX00_CONFIG_WAIT) {
1004 /* Firmware is waiting to be
1005 * initialized by driver
1006 */
1007 rval = QLA_SUCCESS;
1008 done = true;
1009 break;
1010 }
1011
1012 /* Issue driver shutdown and wait until f/w recovers.
1013 * Driver should continue to poll until 8060 AEN is
1014 * received indicating firmware recovery.
1015 */
1016 ql_dbg(ql_dbg_init, vha, 0x0136,
1017 "Sending Driver shutdown fw_state 0x%x\n",
1018 state[0]);
1019
1020 rval = qlafx00_driver_shutdown(vha, 10);
1021 if (rval != QLA_SUCCESS) {
1022 rval = QLA_FUNCTION_FAILED;
1023 break;
1024 }
1025 msleep(500);
1026
1027 wtime = jiffies + (wait_time * HZ);
1028 break;
1029 }
1030
1031 if (!done) {
1032 if (time_after_eq(jiffies, wtime)) {
1033 ql_dbg(ql_dbg_init, vha, 0x0137,
1034 "Init f/w failed: aen[7]: 0x%x\n",
1035 RD_REG_DWORD(&reg->aenmailbox7));
1036 rval = QLA_FUNCTION_FAILED;
1037 done = true;
1038 break;
1039 }
1040 /* Delay for a while */
1041 msleep(500);
1042 }
1043 } while (!done);
1044
1045 if (rval)
1046 ql_dbg(ql_dbg_init, vha, 0x0138,
1047 "%s **** FAILED ****.\n", __func__);
1048 else
1049 ql_dbg(ql_dbg_init, vha, 0x0139,
1050 "%s **** SUCCESS ****.\n", __func__);
1051
1052 return rval;
1053 }
1054
1055 /*
1056 * qlafx00_fw_ready() - Waits for firmware ready.
1057 * @ha: HA context
1058 *
1059 * Returns 0 on success.
1060 */
1061 int
1062 qlafx00_fw_ready(scsi_qla_host_t *vha)
1063 {
1064 int rval;
1065 unsigned long wtime;
1066 uint16_t wait_time; /* Wait time if loop is coming ready */
1067 uint32_t state[5];
1068
1069 rval = QLA_SUCCESS;
1070
1071 wait_time = 10;
1072
1073 /* wait time before firmware ready */
1074 wtime = jiffies + (wait_time * HZ);
1075
1076 /* Wait for ISP to finish init */
1077 if (!vha->flags.init_done)
1078 ql_dbg(ql_dbg_init, vha, 0x013a,
1079 "Waiting for init to complete...\n");
1080
1081 do {
1082 rval = qlafx00_get_firmware_state(vha, state);
1083
1084 if (rval == QLA_SUCCESS) {
1085 if (state[0] == FSTATE_FX00_INITIALIZED) {
1086 ql_dbg(ql_dbg_init, vha, 0x013b,
1087 "fw_state=%x\n", state[0]);
1088 rval = QLA_SUCCESS;
1089 break;
1090 }
1091 }
1092 rval = QLA_FUNCTION_FAILED;
1093
1094 if (time_after_eq(jiffies, wtime))
1095 break;
1096
1097 /* Delay for a while */
1098 msleep(500);
1099
1100 ql_dbg(ql_dbg_init, vha, 0x013c,
1101 "fw_state=%x curr time=%lx.\n", state[0], jiffies);
1102 } while (1);
1103
1104
1105 if (rval)
1106 ql_dbg(ql_dbg_init, vha, 0x013d,
1107 "Firmware ready **** FAILED ****.\n");
1108 else
1109 ql_dbg(ql_dbg_init, vha, 0x013e,
1110 "Firmware ready **** SUCCESS ****.\n");
1111
1112 return rval;
1113 }
1114
1115 static int
1116 qlafx00_find_all_targets(scsi_qla_host_t *vha,
1117 struct list_head *new_fcports)
1118 {
1119 int rval;
1120 uint16_t tgt_id;
1121 fc_port_t *fcport, *new_fcport;
1122 int found;
1123 struct qla_hw_data *ha = vha->hw;
1124
1125 rval = QLA_SUCCESS;
1126
1127 if (!test_bit(LOOP_RESYNC_ACTIVE, &vha->dpc_flags))
1128 return QLA_FUNCTION_FAILED;
1129
1130 if ((atomic_read(&vha->loop_down_timer) ||
1131 STATE_TRANSITION(vha))) {
1132 atomic_set(&vha->loop_down_timer, 0);
1133 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1134 return QLA_FUNCTION_FAILED;
1135 }
1136
1137 ql_dbg(ql_dbg_disc + ql_dbg_init, vha, 0x2088,
1138 "Listing Target bit map...\n");
1139 ql_dump_buffer(ql_dbg_disc + ql_dbg_init, vha,
1140 0x2089, (uint8_t *)ha->gid_list, 32);
1141
1142 /* Allocate temporary rmtport for any new rmtports discovered. */
1143 new_fcport = qla2x00_alloc_fcport(vha, GFP_KERNEL);
1144 if (new_fcport == NULL)
1145 return QLA_MEMORY_ALLOC_FAILED;
1146
1147 for_each_set_bit(tgt_id, (void *)ha->gid_list,
1148 QLAFX00_TGT_NODE_LIST_SIZE) {
1149
1150 /* Send get target node info */
1151 new_fcport->tgt_id = tgt_id;
1152 rval = qlafx00_fx_disc(vha, new_fcport,
1153 FXDISC_GET_TGT_NODE_INFO);
1154 if (rval != QLA_SUCCESS) {
1155 ql_log(ql_log_warn, vha, 0x208a,
1156 "Target info scan failed -- assuming zero-entry "
1157 "result...\n");
1158 continue;
1159 }
1160
1161 /* Locate matching device in database. */
1162 found = 0;
1163 list_for_each_entry(fcport, &vha->vp_fcports, list) {
1164 if (memcmp(new_fcport->port_name,
1165 fcport->port_name, WWN_SIZE))
1166 continue;
1167
1168 found++;
1169
1170 /*
1171 * If tgt_id is same and state FCS_ONLINE, nothing
1172 * changed.
1173 */
1174 if (fcport->tgt_id == new_fcport->tgt_id &&
1175 atomic_read(&fcport->state) == FCS_ONLINE)
1176 break;
1177
1178 /*
1179 * Tgt ID changed or device was marked to be updated.
1180 */
1181 ql_dbg(ql_dbg_disc + ql_dbg_init, vha, 0x208b,
1182 "TGT-ID Change(%s): Present tgt id: "
1183 "0x%x state: 0x%x "
1184 "wwnn = %llx wwpn = %llx.\n",
1185 __func__, fcport->tgt_id,
1186 atomic_read(&fcport->state),
1187 (unsigned long long)wwn_to_u64(fcport->node_name),
1188 (unsigned long long)wwn_to_u64(fcport->port_name));
1189
1190 ql_log(ql_log_info, vha, 0x208c,
1191 "TGT-ID Announce(%s): Discovered tgt "
1192 "id 0x%x wwnn = %llx "
1193 "wwpn = %llx.\n", __func__, new_fcport->tgt_id,
1194 (unsigned long long)
1195 wwn_to_u64(new_fcport->node_name),
1196 (unsigned long long)
1197 wwn_to_u64(new_fcport->port_name));
1198
1199 if (atomic_read(&fcport->state) != FCS_ONLINE) {
1200 fcport->old_tgt_id = fcport->tgt_id;
1201 fcport->tgt_id = new_fcport->tgt_id;
1202 ql_log(ql_log_info, vha, 0x208d,
1203 "TGT-ID: New fcport Added: %p\n", fcport);
1204 qla2x00_update_fcport(vha, fcport);
1205 } else {
1206 ql_log(ql_log_info, vha, 0x208e,
1207 " Existing TGT-ID %x did not get "
1208 " offline event from firmware.\n",
1209 fcport->old_tgt_id);
1210 qla2x00_mark_device_lost(vha, fcport, 0, 0);
1211 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1212 kfree(new_fcport);
1213 return rval;
1214 }
1215 break;
1216 }
1217
1218 if (found)
1219 continue;
1220
1221 /* If device was not in our fcports list, then add it. */
1222 list_add_tail(&new_fcport->list, new_fcports);
1223
1224 /* Allocate a new replacement fcport. */
1225 new_fcport = qla2x00_alloc_fcport(vha, GFP_KERNEL);
1226 if (new_fcport == NULL)
1227 return QLA_MEMORY_ALLOC_FAILED;
1228 }
1229
1230 kfree(new_fcport);
1231 return rval;
1232 }
1233
1234 /*
1235 * qlafx00_configure_all_targets
1236 * Setup target devices with node ID's.
1237 *
1238 * Input:
1239 * ha = adapter block pointer.
1240 *
1241 * Returns:
1242 * 0 = success.
1243 * BIT_0 = error
1244 */
1245 static int
1246 qlafx00_configure_all_targets(scsi_qla_host_t *vha)
1247 {
1248 int rval;
1249 fc_port_t *fcport, *rmptemp;
1250 LIST_HEAD(new_fcports);
1251
1252 rval = qlafx00_fx_disc(vha, &vha->hw->mr.fcport,
1253 FXDISC_GET_TGT_NODE_LIST);
1254 if (rval != QLA_SUCCESS) {
1255 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1256 return rval;
1257 }
1258
1259 rval = qlafx00_find_all_targets(vha, &new_fcports);
1260 if (rval != QLA_SUCCESS) {
1261 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1262 return rval;
1263 }
1264
1265 /*
1266 * Delete all previous devices marked lost.
1267 */
1268 list_for_each_entry(fcport, &vha->vp_fcports, list) {
1269 if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags))
1270 break;
1271
1272 if (atomic_read(&fcport->state) == FCS_DEVICE_LOST) {
1273 if (fcport->port_type != FCT_INITIATOR)
1274 qla2x00_mark_device_lost(vha, fcport, 0, 0);
1275 }
1276 }
1277
1278 /*
1279 * Add the new devices to our devices list.
1280 */
1281 list_for_each_entry_safe(fcport, rmptemp, &new_fcports, list) {
1282 if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags))
1283 break;
1284
1285 qla2x00_update_fcport(vha, fcport);
1286 list_move_tail(&fcport->list, &vha->vp_fcports);
1287 ql_log(ql_log_info, vha, 0x208f,
1288 "Attach new target id 0x%x wwnn = %llx "
1289 "wwpn = %llx.\n",
1290 fcport->tgt_id,
1291 (unsigned long long)wwn_to_u64(fcport->node_name),
1292 (unsigned long long)wwn_to_u64(fcport->port_name));
1293 }
1294
1295 /* Free all new device structures not processed. */
1296 list_for_each_entry_safe(fcport, rmptemp, &new_fcports, list) {
1297 list_del(&fcport->list);
1298 kfree(fcport);
1299 }
1300
1301 return rval;
1302 }
1303
1304 /*
1305 * qlafx00_configure_devices
1306 * Updates Fibre Channel Device Database with what is actually on loop.
1307 *
1308 * Input:
1309 * ha = adapter block pointer.
1310 *
1311 * Returns:
1312 * 0 = success.
1313 * 1 = error.
1314 * 2 = database was full and device was not configured.
1315 */
1316 int
1317 qlafx00_configure_devices(scsi_qla_host_t *vha)
1318 {
1319 int rval;
1320 unsigned long flags;
1321 rval = QLA_SUCCESS;
1322
1323 flags = vha->dpc_flags;
1324
1325 ql_dbg(ql_dbg_disc, vha, 0x2090,
1326 "Configure devices -- dpc flags =0x%lx\n", flags);
1327
1328 rval = qlafx00_configure_all_targets(vha);
1329
1330 if (rval == QLA_SUCCESS) {
1331 if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags)) {
1332 rval = QLA_FUNCTION_FAILED;
1333 } else {
1334 atomic_set(&vha->loop_state, LOOP_READY);
1335 ql_log(ql_log_info, vha, 0x2091,
1336 "Device Ready\n");
1337 }
1338 }
1339
1340 if (rval) {
1341 ql_dbg(ql_dbg_disc, vha, 0x2092,
1342 "%s *** FAILED ***.\n", __func__);
1343 } else {
1344 ql_dbg(ql_dbg_disc, vha, 0x2093,
1345 "%s: exiting normally.\n", __func__);
1346 }
1347 return rval;
1348 }
1349
1350 static void
1351 qlafx00_abort_isp_cleanup(scsi_qla_host_t *vha, bool critemp)
1352 {
1353 struct qla_hw_data *ha = vha->hw;
1354 fc_port_t *fcport;
1355
1356 vha->flags.online = 0;
1357 ha->mr.fw_hbt_en = 0;
1358
1359 if (!critemp) {
1360 ha->flags.chip_reset_done = 0;
1361 clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1362 vha->qla_stats.total_isp_aborts++;
1363 ql_log(ql_log_info, vha, 0x013f,
1364 "Performing ISP error recovery - ha = %p.\n", ha);
1365 ha->isp_ops->reset_chip(vha);
1366 }
1367
1368 if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
1369 atomic_set(&vha->loop_state, LOOP_DOWN);
1370 atomic_set(&vha->loop_down_timer,
1371 QLAFX00_LOOP_DOWN_TIME);
1372 } else {
1373 if (!atomic_read(&vha->loop_down_timer))
1374 atomic_set(&vha->loop_down_timer,
1375 QLAFX00_LOOP_DOWN_TIME);
1376 }
1377
1378 /* Clear all async request states across all VPs. */
1379 list_for_each_entry(fcport, &vha->vp_fcports, list) {
1380 fcport->flags = 0;
1381 if (atomic_read(&fcport->state) == FCS_ONLINE)
1382 qla2x00_set_fcport_state(fcport, FCS_DEVICE_LOST);
1383 }
1384
1385 if (!ha->flags.eeh_busy) {
1386 if (critemp) {
1387 qla2x00_abort_all_cmds(vha, DID_NO_CONNECT << 16);
1388 } else {
1389 /* Requeue all commands in outstanding command list. */
1390 qla2x00_abort_all_cmds(vha, DID_RESET << 16);
1391 }
1392 }
1393
1394 qla2x00_free_irqs(vha);
1395 if (critemp)
1396 set_bit(FX00_CRITEMP_RECOVERY, &vha->dpc_flags);
1397 else
1398 set_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
1399
1400 /* Clear the Interrupts */
1401 QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
1402
1403 ql_log(ql_log_info, vha, 0x0140,
1404 "%s Done done - ha=%p.\n", __func__, ha);
1405 }
1406
1407 /**
1408 * qlafx00_init_response_q_entries() - Initializes response queue entries.
1409 * @ha: HA context
1410 *
1411 * Beginning of request ring has initialization control block already built
1412 * by nvram config routine.
1413 *
1414 * Returns 0 on success.
1415 */
1416 void
1417 qlafx00_init_response_q_entries(struct rsp_que *rsp)
1418 {
1419 uint16_t cnt;
1420 response_t *pkt;
1421
1422 rsp->ring_ptr = rsp->ring;
1423 rsp->ring_index = 0;
1424 rsp->status_srb = NULL;
1425 pkt = rsp->ring_ptr;
1426 for (cnt = 0; cnt < rsp->length; cnt++) {
1427 pkt->signature = RESPONSE_PROCESSED;
1428 WRT_REG_DWORD((void __force __iomem *)&pkt->signature,
1429 RESPONSE_PROCESSED);
1430 pkt++;
1431 }
1432 }
1433
1434 int
1435 qlafx00_rescan_isp(scsi_qla_host_t *vha)
1436 {
1437 uint32_t status = QLA_FUNCTION_FAILED;
1438 struct qla_hw_data *ha = vha->hw;
1439 struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
1440 uint32_t aenmbx7;
1441
1442 qla2x00_request_irqs(ha, ha->rsp_q_map[0]);
1443
1444 aenmbx7 = RD_REG_DWORD(&reg->aenmailbox7);
1445 ha->mbx_intr_code = MSW(aenmbx7);
1446 ha->rqstq_intr_code = LSW(aenmbx7);
1447 ha->req_que_off = RD_REG_DWORD(&reg->aenmailbox1);
1448 ha->rsp_que_off = RD_REG_DWORD(&reg->aenmailbox3);
1449 ha->req_que_len = RD_REG_DWORD(&reg->aenmailbox5);
1450 ha->rsp_que_len = RD_REG_DWORD(&reg->aenmailbox6);
1451
1452 ql_dbg(ql_dbg_disc, vha, 0x2094,
1453 "fw returned mbx_intr_code: 0x%x, rqstq_intr_code: 0x%x "
1454 " Req que offset 0x%x Rsp que offset 0x%x\n",
1455 ha->mbx_intr_code, ha->rqstq_intr_code,
1456 ha->req_que_off, ha->rsp_que_len);
1457
1458 /* Clear the Interrupts */
1459 QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
1460
1461 status = qla2x00_init_rings(vha);
1462 if (!status) {
1463 vha->flags.online = 1;
1464
1465 /* if no cable then assume it's good */
1466 if ((vha->device_flags & DFLG_NO_CABLE))
1467 status = 0;
1468 /* Register system information */
1469 if (qlafx00_fx_disc(vha,
1470 &vha->hw->mr.fcport, FXDISC_REG_HOST_INFO))
1471 ql_dbg(ql_dbg_disc, vha, 0x2095,
1472 "failed to register host info\n");
1473 }
1474 scsi_unblock_requests(vha->host);
1475 return status;
1476 }
1477
1478 void
1479 qlafx00_timer_routine(scsi_qla_host_t *vha)
1480 {
1481 struct qla_hw_data *ha = vha->hw;
1482 uint32_t fw_heart_beat;
1483 uint32_t aenmbx0;
1484 struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
1485 uint32_t tempc;
1486
1487 /* Check firmware health */
1488 if (ha->mr.fw_hbt_cnt)
1489 ha->mr.fw_hbt_cnt--;
1490 else {
1491 if ((!ha->flags.mr_reset_hdlr_active) &&
1492 (!test_bit(UNLOADING, &vha->dpc_flags)) &&
1493 (!test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)) &&
1494 (ha->mr.fw_hbt_en)) {
1495 fw_heart_beat = RD_REG_DWORD(&reg->fwheartbeat);
1496 if (fw_heart_beat != ha->mr.old_fw_hbt_cnt) {
1497 ha->mr.old_fw_hbt_cnt = fw_heart_beat;
1498 ha->mr.fw_hbt_miss_cnt = 0;
1499 } else {
1500 ha->mr.fw_hbt_miss_cnt++;
1501 if (ha->mr.fw_hbt_miss_cnt ==
1502 QLAFX00_HEARTBEAT_MISS_CNT) {
1503 set_bit(ISP_ABORT_NEEDED,
1504 &vha->dpc_flags);
1505 qla2xxx_wake_dpc(vha);
1506 ha->mr.fw_hbt_miss_cnt = 0;
1507 }
1508 }
1509 }
1510 ha->mr.fw_hbt_cnt = QLAFX00_HEARTBEAT_INTERVAL;
1511 }
1512
1513 if (test_bit(FX00_RESET_RECOVERY, &vha->dpc_flags)) {
1514 /* Reset recovery to be performed in timer routine */
1515 aenmbx0 = RD_REG_DWORD(&reg->aenmailbox0);
1516 if (ha->mr.fw_reset_timer_exp) {
1517 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1518 qla2xxx_wake_dpc(vha);
1519 ha->mr.fw_reset_timer_exp = 0;
1520 } else if (aenmbx0 == MBA_FW_RESTART_CMPLT) {
1521 /* Wake up DPC to rescan the targets */
1522 set_bit(FX00_TARGET_SCAN, &vha->dpc_flags);
1523 clear_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
1524 qla2xxx_wake_dpc(vha);
1525 ha->mr.fw_reset_timer_tick = QLAFX00_RESET_INTERVAL;
1526 } else if ((aenmbx0 == MBA_FW_STARTING) &&
1527 (!ha->mr.fw_hbt_en)) {
1528 ha->mr.fw_hbt_en = 1;
1529 } else if (!ha->mr.fw_reset_timer_tick) {
1530 if (aenmbx0 == ha->mr.old_aenmbx0_state)
1531 ha->mr.fw_reset_timer_exp = 1;
1532 ha->mr.fw_reset_timer_tick = QLAFX00_RESET_INTERVAL;
1533 } else if (aenmbx0 == 0xFFFFFFFF) {
1534 uint32_t data0, data1;
1535
1536 data0 = QLAFX00_RD_REG(ha,
1537 QLAFX00_BAR1_BASE_ADDR_REG);
1538 data1 = QLAFX00_RD_REG(ha,
1539 QLAFX00_PEX0_WIN0_BASE_ADDR_REG);
1540
1541 data0 &= 0xffff0000;
1542 data1 &= 0x0000ffff;
1543
1544 QLAFX00_WR_REG(ha,
1545 QLAFX00_PEX0_WIN0_BASE_ADDR_REG,
1546 (data0 | data1));
1547 } else if ((aenmbx0 & 0xFF00) == MBA_FW_POLL_STATE) {
1548 ha->mr.fw_reset_timer_tick =
1549 QLAFX00_MAX_RESET_INTERVAL;
1550 } else if (aenmbx0 == MBA_FW_RESET_FCT) {
1551 ha->mr.fw_reset_timer_tick =
1552 QLAFX00_MAX_RESET_INTERVAL;
1553 }
1554 if (ha->mr.old_aenmbx0_state != aenmbx0) {
1555 ha->mr.old_aenmbx0_state = aenmbx0;
1556 ha->mr.fw_reset_timer_tick = QLAFX00_RESET_INTERVAL;
1557 }
1558 ha->mr.fw_reset_timer_tick--;
1559 }
1560 if (test_bit(FX00_CRITEMP_RECOVERY, &vha->dpc_flags)) {
1561 /*
1562 * Critical temperature recovery to be
1563 * performed in timer routine
1564 */
1565 if (ha->mr.fw_critemp_timer_tick == 0) {
1566 tempc = QLAFX00_GET_TEMPERATURE(ha);
1567 ql_dbg(ql_dbg_timer, vha, 0x6012,
1568 "ISPFx00(%s): Critical temp timer, "
1569 "current SOC temperature: %d\n",
1570 __func__, tempc);
1571 if (tempc < ha->mr.critical_temperature) {
1572 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1573 clear_bit(FX00_CRITEMP_RECOVERY,
1574 &vha->dpc_flags);
1575 qla2xxx_wake_dpc(vha);
1576 }
1577 ha->mr.fw_critemp_timer_tick =
1578 QLAFX00_CRITEMP_INTERVAL;
1579 } else {
1580 ha->mr.fw_critemp_timer_tick--;
1581 }
1582 }
1583 if (ha->mr.host_info_resend) {
1584 /*
1585 * Incomplete host info might be sent to firmware
1586 * durinng system boot - info should be resend
1587 */
1588 if (ha->mr.hinfo_resend_timer_tick == 0) {
1589 ha->mr.host_info_resend = false;
1590 set_bit(FX00_HOST_INFO_RESEND, &vha->dpc_flags);
1591 ha->mr.hinfo_resend_timer_tick =
1592 QLAFX00_HINFO_RESEND_INTERVAL;
1593 qla2xxx_wake_dpc(vha);
1594 } else {
1595 ha->mr.hinfo_resend_timer_tick--;
1596 }
1597 }
1598
1599 }
1600
1601 /*
1602 * qlfx00a_reset_initialize
1603 * Re-initialize after a iSA device reset.
1604 *
1605 * Input:
1606 * ha = adapter block pointer.
1607 *
1608 * Returns:
1609 * 0 = success
1610 */
1611 int
1612 qlafx00_reset_initialize(scsi_qla_host_t *vha)
1613 {
1614 struct qla_hw_data *ha = vha->hw;
1615
1616 if (vha->device_flags & DFLG_DEV_FAILED) {
1617 ql_dbg(ql_dbg_init, vha, 0x0142,
1618 "Device in failed state\n");
1619 return QLA_SUCCESS;
1620 }
1621
1622 ha->flags.mr_reset_hdlr_active = 1;
1623
1624 if (vha->flags.online) {
1625 scsi_block_requests(vha->host);
1626 qlafx00_abort_isp_cleanup(vha, false);
1627 }
1628
1629 ql_log(ql_log_info, vha, 0x0143,
1630 "(%s): succeeded.\n", __func__);
1631 ha->flags.mr_reset_hdlr_active = 0;
1632 return QLA_SUCCESS;
1633 }
1634
1635 /*
1636 * qlafx00_abort_isp
1637 * Resets ISP and aborts all outstanding commands.
1638 *
1639 * Input:
1640 * ha = adapter block pointer.
1641 *
1642 * Returns:
1643 * 0 = success
1644 */
1645 int
1646 qlafx00_abort_isp(scsi_qla_host_t *vha)
1647 {
1648 struct qla_hw_data *ha = vha->hw;
1649
1650 if (vha->flags.online) {
1651 if (unlikely(pci_channel_offline(ha->pdev) &&
1652 ha->flags.pci_channel_io_perm_failure)) {
1653 clear_bit(ISP_ABORT_RETRY, &vha->dpc_flags);
1654 return QLA_SUCCESS;
1655 }
1656
1657 scsi_block_requests(vha->host);
1658 qlafx00_abort_isp_cleanup(vha, false);
1659 } else {
1660 scsi_block_requests(vha->host);
1661 clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
1662 vha->qla_stats.total_isp_aborts++;
1663 ha->isp_ops->reset_chip(vha);
1664 set_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
1665 /* Clear the Interrupts */
1666 QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
1667 }
1668
1669 ql_log(ql_log_info, vha, 0x0145,
1670 "(%s): succeeded.\n", __func__);
1671
1672 return QLA_SUCCESS;
1673 }
1674
1675 static inline fc_port_t*
1676 qlafx00_get_fcport(struct scsi_qla_host *vha, int tgt_id)
1677 {
1678 fc_port_t *fcport;
1679
1680 /* Check for matching device in remote port list. */
1681 list_for_each_entry(fcport, &vha->vp_fcports, list) {
1682 if (fcport->tgt_id == tgt_id) {
1683 ql_dbg(ql_dbg_async, vha, 0x5072,
1684 "Matching fcport(%p) found with TGT-ID: 0x%x "
1685 "and Remote TGT_ID: 0x%x\n",
1686 fcport, fcport->tgt_id, tgt_id);
1687 return fcport;
1688 }
1689 }
1690 return NULL;
1691 }
1692
1693 static void
1694 qlafx00_tgt_detach(struct scsi_qla_host *vha, int tgt_id)
1695 {
1696 fc_port_t *fcport;
1697
1698 ql_log(ql_log_info, vha, 0x5073,
1699 "Detach TGT-ID: 0x%x\n", tgt_id);
1700
1701 fcport = qlafx00_get_fcport(vha, tgt_id);
1702 if (!fcport)
1703 return;
1704
1705 qla2x00_mark_device_lost(vha, fcport, 0, 0);
1706
1707 return;
1708 }
1709
1710 int
1711 qlafx00_process_aen(struct scsi_qla_host *vha, struct qla_work_evt *evt)
1712 {
1713 int rval = 0;
1714 uint32_t aen_code, aen_data;
1715
1716 aen_code = FCH_EVT_VENDOR_UNIQUE;
1717 aen_data = evt->u.aenfx.evtcode;
1718
1719 switch (evt->u.aenfx.evtcode) {
1720 case QLAFX00_MBA_PORT_UPDATE: /* Port database update */
1721 if (evt->u.aenfx.mbx[1] == 0) {
1722 if (evt->u.aenfx.mbx[2] == 1) {
1723 if (!vha->flags.fw_tgt_reported)
1724 vha->flags.fw_tgt_reported = 1;
1725 atomic_set(&vha->loop_down_timer, 0);
1726 atomic_set(&vha->loop_state, LOOP_UP);
1727 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1728 qla2xxx_wake_dpc(vha);
1729 } else if (evt->u.aenfx.mbx[2] == 2) {
1730 qlafx00_tgt_detach(vha, evt->u.aenfx.mbx[3]);
1731 }
1732 } else if (evt->u.aenfx.mbx[1] == 0xffff) {
1733 if (evt->u.aenfx.mbx[2] == 1) {
1734 if (!vha->flags.fw_tgt_reported)
1735 vha->flags.fw_tgt_reported = 1;
1736 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
1737 } else if (evt->u.aenfx.mbx[2] == 2) {
1738 vha->device_flags |= DFLG_NO_CABLE;
1739 qla2x00_mark_all_devices_lost(vha, 1);
1740 }
1741 }
1742 break;
1743 case QLAFX00_MBA_LINK_UP:
1744 aen_code = FCH_EVT_LINKUP;
1745 aen_data = 0;
1746 break;
1747 case QLAFX00_MBA_LINK_DOWN:
1748 aen_code = FCH_EVT_LINKDOWN;
1749 aen_data = 0;
1750 break;
1751 case QLAFX00_MBA_TEMP_CRIT: /* Critical temperature event */
1752 ql_log(ql_log_info, vha, 0x5082,
1753 "Process critical temperature event "
1754 "aenmb[0]: %x\n",
1755 evt->u.aenfx.evtcode);
1756 scsi_block_requests(vha->host);
1757 qlafx00_abort_isp_cleanup(vha, true);
1758 scsi_unblock_requests(vha->host);
1759 break;
1760 }
1761
1762 fc_host_post_event(vha->host, fc_get_event_number(),
1763 aen_code, aen_data);
1764
1765 return rval;
1766 }
1767
1768 static void
1769 qlafx00_update_host_attr(scsi_qla_host_t *vha, struct port_info_data *pinfo)
1770 {
1771 u64 port_name = 0, node_name = 0;
1772
1773 port_name = (unsigned long long)wwn_to_u64(pinfo->port_name);
1774 node_name = (unsigned long long)wwn_to_u64(pinfo->node_name);
1775
1776 fc_host_node_name(vha->host) = node_name;
1777 fc_host_port_name(vha->host) = port_name;
1778 if (!pinfo->port_type)
1779 vha->hw->current_topology = ISP_CFG_F;
1780 if (pinfo->link_status == QLAFX00_LINK_STATUS_UP)
1781 atomic_set(&vha->loop_state, LOOP_READY);
1782 else if (pinfo->link_status == QLAFX00_LINK_STATUS_DOWN)
1783 atomic_set(&vha->loop_state, LOOP_DOWN);
1784 vha->hw->link_data_rate = (uint16_t)pinfo->link_config;
1785 }
1786
1787 static void
1788 qla2x00_fxdisc_iocb_timeout(void *data)
1789 {
1790 srb_t *sp = (srb_t *)data;
1791 struct srb_iocb *lio = &sp->u.iocb_cmd;
1792
1793 complete(&lio->u.fxiocb.fxiocb_comp);
1794 }
1795
1796 static void
1797 qla2x00_fxdisc_sp_done(void *data, void *ptr, int res)
1798 {
1799 srb_t *sp = (srb_t *)ptr;
1800 struct srb_iocb *lio = &sp->u.iocb_cmd;
1801
1802 complete(&lio->u.fxiocb.fxiocb_comp);
1803 }
1804
1805 int
1806 qlafx00_fx_disc(scsi_qla_host_t *vha, fc_port_t *fcport, uint16_t fx_type)
1807 {
1808 srb_t *sp;
1809 struct srb_iocb *fdisc;
1810 int rval = QLA_FUNCTION_FAILED;
1811 struct qla_hw_data *ha = vha->hw;
1812 struct host_system_info *phost_info;
1813 struct register_host_info *preg_hsi;
1814 struct new_utsname *p_sysid = NULL;
1815 struct timeval tv;
1816
1817 sp = qla2x00_get_sp(vha, fcport, GFP_KERNEL);
1818 if (!sp)
1819 goto done;
1820
1821 fdisc = &sp->u.iocb_cmd;
1822 switch (fx_type) {
1823 case FXDISC_GET_CONFIG_INFO:
1824 fdisc->u.fxiocb.flags =
1825 SRB_FXDISC_RESP_DMA_VALID;
1826 fdisc->u.fxiocb.rsp_len = sizeof(struct config_info_data);
1827 break;
1828 case FXDISC_GET_PORT_INFO:
1829 fdisc->u.fxiocb.flags =
1830 SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
1831 fdisc->u.fxiocb.rsp_len = QLAFX00_PORT_DATA_INFO;
1832 fdisc->u.fxiocb.req_data = cpu_to_le32(fcport->port_id);
1833 break;
1834 case FXDISC_GET_TGT_NODE_INFO:
1835 fdisc->u.fxiocb.flags =
1836 SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
1837 fdisc->u.fxiocb.rsp_len = QLAFX00_TGT_NODE_INFO;
1838 fdisc->u.fxiocb.req_data = cpu_to_le32(fcport->tgt_id);
1839 break;
1840 case FXDISC_GET_TGT_NODE_LIST:
1841 fdisc->u.fxiocb.flags =
1842 SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
1843 fdisc->u.fxiocb.rsp_len = QLAFX00_TGT_NODE_LIST_SIZE;
1844 break;
1845 case FXDISC_REG_HOST_INFO:
1846 fdisc->u.fxiocb.flags = SRB_FXDISC_REQ_DMA_VALID;
1847 fdisc->u.fxiocb.req_len = sizeof(struct register_host_info);
1848 p_sysid = utsname();
1849 if (!p_sysid) {
1850 ql_log(ql_log_warn, vha, 0x303c,
1851 "Not able to get the system information\n");
1852 goto done_free_sp;
1853 }
1854 break;
1855 case FXDISC_ABORT_IOCTL:
1856 default:
1857 break;
1858 }
1859
1860 if (fdisc->u.fxiocb.flags & SRB_FXDISC_REQ_DMA_VALID) {
1861 fdisc->u.fxiocb.req_addr = dma_alloc_coherent(&ha->pdev->dev,
1862 fdisc->u.fxiocb.req_len,
1863 &fdisc->u.fxiocb.req_dma_handle, GFP_KERNEL);
1864 if (!fdisc->u.fxiocb.req_addr)
1865 goto done_free_sp;
1866
1867 if (fx_type == FXDISC_REG_HOST_INFO) {
1868 preg_hsi = (struct register_host_info *)
1869 fdisc->u.fxiocb.req_addr;
1870 phost_info = &preg_hsi->hsi;
1871 memset(preg_hsi, 0, sizeof(struct register_host_info));
1872 phost_info->os_type = OS_TYPE_LINUX;
1873 strncpy(phost_info->sysname,
1874 p_sysid->sysname, SYSNAME_LENGTH);
1875 strncpy(phost_info->nodename,
1876 p_sysid->nodename, NODENAME_LENGTH);
1877 if (!strcmp(phost_info->nodename, "(none)"))
1878 ha->mr.host_info_resend = true;
1879 strncpy(phost_info->release,
1880 p_sysid->release, RELEASE_LENGTH);
1881 strncpy(phost_info->version,
1882 p_sysid->version, VERSION_LENGTH);
1883 strncpy(phost_info->machine,
1884 p_sysid->machine, MACHINE_LENGTH);
1885 strncpy(phost_info->domainname,
1886 p_sysid->domainname, DOMNAME_LENGTH);
1887 strncpy(phost_info->hostdriver,
1888 QLA2XXX_VERSION, VERSION_LENGTH);
1889 do_gettimeofday(&tv);
1890 preg_hsi->utc = (uint64_t)tv.tv_sec;
1891 ql_dbg(ql_dbg_init, vha, 0x0149,
1892 "ISP%04X: Host registration with firmware\n",
1893 ha->pdev->device);
1894 ql_dbg(ql_dbg_init, vha, 0x014a,
1895 "os_type = '%d', sysname = '%s', nodname = '%s'\n",
1896 phost_info->os_type,
1897 phost_info->sysname,
1898 phost_info->nodename);
1899 ql_dbg(ql_dbg_init, vha, 0x014b,
1900 "release = '%s', version = '%s'\n",
1901 phost_info->release,
1902 phost_info->version);
1903 ql_dbg(ql_dbg_init, vha, 0x014c,
1904 "machine = '%s' "
1905 "domainname = '%s', hostdriver = '%s'\n",
1906 phost_info->machine,
1907 phost_info->domainname,
1908 phost_info->hostdriver);
1909 ql_dump_buffer(ql_dbg_init + ql_dbg_disc, vha, 0x014d,
1910 (uint8_t *)phost_info,
1911 sizeof(struct host_system_info));
1912 }
1913 }
1914
1915 if (fdisc->u.fxiocb.flags & SRB_FXDISC_RESP_DMA_VALID) {
1916 fdisc->u.fxiocb.rsp_addr = dma_alloc_coherent(&ha->pdev->dev,
1917 fdisc->u.fxiocb.rsp_len,
1918 &fdisc->u.fxiocb.rsp_dma_handle, GFP_KERNEL);
1919 if (!fdisc->u.fxiocb.rsp_addr)
1920 goto done_unmap_req;
1921 }
1922
1923 sp->type = SRB_FXIOCB_DCMD;
1924 sp->name = "fxdisc";
1925 qla2x00_init_timer(sp, FXDISC_TIMEOUT);
1926 fdisc->timeout = qla2x00_fxdisc_iocb_timeout;
1927 fdisc->u.fxiocb.req_func_type = cpu_to_le16(fx_type);
1928 sp->done = qla2x00_fxdisc_sp_done;
1929
1930 rval = qla2x00_start_sp(sp);
1931 if (rval != QLA_SUCCESS)
1932 goto done_unmap_dma;
1933
1934 wait_for_completion(&fdisc->u.fxiocb.fxiocb_comp);
1935
1936 if (fx_type == FXDISC_GET_CONFIG_INFO) {
1937 struct config_info_data *pinfo =
1938 (struct config_info_data *) fdisc->u.fxiocb.rsp_addr;
1939 strcpy(vha->hw->model_number, pinfo->model_num);
1940 strcpy(vha->hw->model_desc, pinfo->model_description);
1941 memcpy(&vha->hw->mr.symbolic_name, pinfo->symbolic_name,
1942 sizeof(vha->hw->mr.symbolic_name));
1943 memcpy(&vha->hw->mr.serial_num, pinfo->serial_num,
1944 sizeof(vha->hw->mr.serial_num));
1945 memcpy(&vha->hw->mr.hw_version, pinfo->hw_version,
1946 sizeof(vha->hw->mr.hw_version));
1947 memcpy(&vha->hw->mr.fw_version, pinfo->fw_version,
1948 sizeof(vha->hw->mr.fw_version));
1949 strim(vha->hw->mr.fw_version);
1950 memcpy(&vha->hw->mr.uboot_version, pinfo->uboot_version,
1951 sizeof(vha->hw->mr.uboot_version));
1952 memcpy(&vha->hw->mr.fru_serial_num, pinfo->fru_serial_num,
1953 sizeof(vha->hw->mr.fru_serial_num));
1954 vha->hw->mr.critical_temperature =
1955 (pinfo->nominal_temp_value) ?
1956 pinfo->nominal_temp_value : QLAFX00_CRITEMP_THRSHLD;
1957 ha->mr.extended_io_enabled = (pinfo->enabled_capabilities &
1958 QLAFX00_EXTENDED_IO_EN_MASK) != 0;
1959 } else if (fx_type == FXDISC_GET_PORT_INFO) {
1960 struct port_info_data *pinfo =
1961 (struct port_info_data *) fdisc->u.fxiocb.rsp_addr;
1962 memcpy(vha->node_name, pinfo->node_name, WWN_SIZE);
1963 memcpy(vha->port_name, pinfo->port_name, WWN_SIZE);
1964 vha->d_id.b.domain = pinfo->port_id[0];
1965 vha->d_id.b.area = pinfo->port_id[1];
1966 vha->d_id.b.al_pa = pinfo->port_id[2];
1967 qlafx00_update_host_attr(vha, pinfo);
1968 ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0141,
1969 (uint8_t *)pinfo, 16);
1970 } else if (fx_type == FXDISC_GET_TGT_NODE_INFO) {
1971 struct qlafx00_tgt_node_info *pinfo =
1972 (struct qlafx00_tgt_node_info *) fdisc->u.fxiocb.rsp_addr;
1973 memcpy(fcport->node_name, pinfo->tgt_node_wwnn, WWN_SIZE);
1974 memcpy(fcport->port_name, pinfo->tgt_node_wwpn, WWN_SIZE);
1975 fcport->port_type = FCT_TARGET;
1976 ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0144,
1977 (uint8_t *)pinfo, 16);
1978 } else if (fx_type == FXDISC_GET_TGT_NODE_LIST) {
1979 struct qlafx00_tgt_node_info *pinfo =
1980 (struct qlafx00_tgt_node_info *) fdisc->u.fxiocb.rsp_addr;
1981 ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0146,
1982 (uint8_t *)pinfo, 16);
1983 memcpy(vha->hw->gid_list, pinfo, QLAFX00_TGT_NODE_LIST_SIZE);
1984 } else if (fx_type == FXDISC_ABORT_IOCTL)
1985 fdisc->u.fxiocb.result =
1986 (fdisc->u.fxiocb.result ==
1987 cpu_to_le32(QLAFX00_IOCTL_ICOB_ABORT_SUCCESS)) ?
1988 cpu_to_le32(QLA_SUCCESS) : cpu_to_le32(QLA_FUNCTION_FAILED);
1989
1990 rval = le32_to_cpu(fdisc->u.fxiocb.result);
1991
1992 done_unmap_dma:
1993 if (fdisc->u.fxiocb.rsp_addr)
1994 dma_free_coherent(&ha->pdev->dev, fdisc->u.fxiocb.rsp_len,
1995 fdisc->u.fxiocb.rsp_addr, fdisc->u.fxiocb.rsp_dma_handle);
1996
1997 done_unmap_req:
1998 if (fdisc->u.fxiocb.req_addr)
1999 dma_free_coherent(&ha->pdev->dev, fdisc->u.fxiocb.req_len,
2000 fdisc->u.fxiocb.req_addr, fdisc->u.fxiocb.req_dma_handle);
2001 done_free_sp:
2002 sp->free(vha, sp);
2003 done:
2004 return rval;
2005 }
2006
2007 /*
2008 * qlafx00_initialize_adapter
2009 * Initialize board.
2010 *
2011 * Input:
2012 * ha = adapter block pointer.
2013 *
2014 * Returns:
2015 * 0 = success
2016 */
2017 int
2018 qlafx00_initialize_adapter(scsi_qla_host_t *vha)
2019 {
2020 int rval;
2021 struct qla_hw_data *ha = vha->hw;
2022 uint32_t tempc;
2023
2024 /* Clear adapter flags. */
2025 vha->flags.online = 0;
2026 ha->flags.chip_reset_done = 0;
2027 vha->flags.reset_active = 0;
2028 ha->flags.pci_channel_io_perm_failure = 0;
2029 ha->flags.eeh_busy = 0;
2030 atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
2031 atomic_set(&vha->loop_state, LOOP_DOWN);
2032 vha->device_flags = DFLG_NO_CABLE;
2033 vha->dpc_flags = 0;
2034 vha->flags.management_server_logged_in = 0;
2035 ha->isp_abort_cnt = 0;
2036 ha->beacon_blink_led = 0;
2037
2038 set_bit(0, ha->req_qid_map);
2039 set_bit(0, ha->rsp_qid_map);
2040
2041 ql_dbg(ql_dbg_init, vha, 0x0147,
2042 "Configuring PCI space...\n");
2043
2044 rval = ha->isp_ops->pci_config(vha);
2045 if (rval) {
2046 ql_log(ql_log_warn, vha, 0x0148,
2047 "Unable to configure PCI space.\n");
2048 return rval;
2049 }
2050
2051 rval = qlafx00_init_fw_ready(vha);
2052 if (rval != QLA_SUCCESS)
2053 return rval;
2054
2055 qlafx00_save_queue_ptrs(vha);
2056
2057 rval = qlafx00_config_queues(vha);
2058 if (rval != QLA_SUCCESS)
2059 return rval;
2060
2061 /*
2062 * Allocate the array of outstanding commands
2063 * now that we know the firmware resources.
2064 */
2065 rval = qla2x00_alloc_outstanding_cmds(ha, vha->req);
2066 if (rval != QLA_SUCCESS)
2067 return rval;
2068
2069 rval = qla2x00_init_rings(vha);
2070 ha->flags.chip_reset_done = 1;
2071
2072 tempc = QLAFX00_GET_TEMPERATURE(ha);
2073 ql_dbg(ql_dbg_init, vha, 0x0152,
2074 "ISPFx00(%s): Critical temp timer, current SOC temperature: 0x%x\n",
2075 __func__, tempc);
2076
2077 return rval;
2078 }
2079
2080 uint32_t
2081 qlafx00_fw_state_show(struct device *dev, struct device_attribute *attr,
2082 char *buf)
2083 {
2084 scsi_qla_host_t *vha = shost_priv(class_to_shost(dev));
2085 int rval = QLA_FUNCTION_FAILED;
2086 uint32_t state[1];
2087
2088 if (qla2x00_reset_active(vha))
2089 ql_log(ql_log_warn, vha, 0x70ce,
2090 "ISP reset active.\n");
2091 else if (!vha->hw->flags.eeh_busy) {
2092 rval = qlafx00_get_firmware_state(vha, state);
2093 }
2094 if (rval != QLA_SUCCESS)
2095 memset(state, -1, sizeof(state));
2096
2097 return state[0];
2098 }
2099
2100 void
2101 qlafx00_get_host_speed(struct Scsi_Host *shost)
2102 {
2103 struct qla_hw_data *ha = ((struct scsi_qla_host *)
2104 (shost_priv(shost)))->hw;
2105 u32 speed = FC_PORTSPEED_UNKNOWN;
2106
2107 switch (ha->link_data_rate) {
2108 case QLAFX00_PORT_SPEED_2G:
2109 speed = FC_PORTSPEED_2GBIT;
2110 break;
2111 case QLAFX00_PORT_SPEED_4G:
2112 speed = FC_PORTSPEED_4GBIT;
2113 break;
2114 case QLAFX00_PORT_SPEED_8G:
2115 speed = FC_PORTSPEED_8GBIT;
2116 break;
2117 case QLAFX00_PORT_SPEED_10G:
2118 speed = FC_PORTSPEED_10GBIT;
2119 break;
2120 }
2121 fc_host_speed(shost) = speed;
2122 }
2123
2124 /** QLAFX00 specific ISR implementation functions */
2125
2126 static inline void
2127 qlafx00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
2128 uint32_t sense_len, struct rsp_que *rsp, int res)
2129 {
2130 struct scsi_qla_host *vha = sp->fcport->vha;
2131 struct scsi_cmnd *cp = GET_CMD_SP(sp);
2132 uint32_t track_sense_len;
2133
2134 SET_FW_SENSE_LEN(sp, sense_len);
2135
2136 if (sense_len >= SCSI_SENSE_BUFFERSIZE)
2137 sense_len = SCSI_SENSE_BUFFERSIZE;
2138
2139 SET_CMD_SENSE_LEN(sp, sense_len);
2140 SET_CMD_SENSE_PTR(sp, cp->sense_buffer);
2141 track_sense_len = sense_len;
2142
2143 if (sense_len > par_sense_len)
2144 sense_len = par_sense_len;
2145
2146 memcpy(cp->sense_buffer, sense_data, sense_len);
2147
2148 SET_FW_SENSE_LEN(sp, GET_FW_SENSE_LEN(sp) - sense_len);
2149
2150 SET_CMD_SENSE_PTR(sp, cp->sense_buffer + sense_len);
2151 track_sense_len -= sense_len;
2152 SET_CMD_SENSE_LEN(sp, track_sense_len);
2153
2154 ql_dbg(ql_dbg_io, vha, 0x304d,
2155 "sense_len=0x%x par_sense_len=0x%x track_sense_len=0x%x.\n",
2156 sense_len, par_sense_len, track_sense_len);
2157 if (GET_FW_SENSE_LEN(sp) > 0) {
2158 rsp->status_srb = sp;
2159 cp->result = res;
2160 }
2161
2162 if (sense_len) {
2163 ql_dbg(ql_dbg_io + ql_dbg_buffer, vha, 0x3039,
2164 "Check condition Sense data, nexus%ld:%d:%llu cmd=%p.\n",
2165 sp->fcport->vha->host_no, cp->device->id, cp->device->lun,
2166 cp);
2167 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x3049,
2168 cp->sense_buffer, sense_len);
2169 }
2170 }
2171
2172 static void
2173 qlafx00_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
2174 struct tsk_mgmt_entry_fx00 *pkt, srb_t *sp,
2175 __le16 sstatus, __le16 cpstatus)
2176 {
2177 struct srb_iocb *tmf;
2178
2179 tmf = &sp->u.iocb_cmd;
2180 if (cpstatus != cpu_to_le16((uint16_t)CS_COMPLETE) ||
2181 (sstatus & cpu_to_le16((uint16_t)SS_RESPONSE_INFO_LEN_VALID)))
2182 cpstatus = cpu_to_le16((uint16_t)CS_INCOMPLETE);
2183 tmf->u.tmf.comp_status = cpstatus;
2184 sp->done(vha, sp, 0);
2185 }
2186
2187 static void
2188 qlafx00_abort_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
2189 struct abort_iocb_entry_fx00 *pkt)
2190 {
2191 const char func[] = "ABT_IOCB";
2192 srb_t *sp;
2193 struct srb_iocb *abt;
2194
2195 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
2196 if (!sp)
2197 return;
2198
2199 abt = &sp->u.iocb_cmd;
2200 abt->u.abt.comp_status = pkt->tgt_id_sts;
2201 sp->done(vha, sp, 0);
2202 }
2203
2204 static void
2205 qlafx00_ioctl_iosb_entry(scsi_qla_host_t *vha, struct req_que *req,
2206 struct ioctl_iocb_entry_fx00 *pkt)
2207 {
2208 const char func[] = "IOSB_IOCB";
2209 srb_t *sp;
2210 struct fc_bsg_job *bsg_job;
2211 struct srb_iocb *iocb_job;
2212 int res;
2213 struct qla_mt_iocb_rsp_fx00 fstatus;
2214 uint8_t *fw_sts_ptr;
2215
2216 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
2217 if (!sp)
2218 return;
2219
2220 if (sp->type == SRB_FXIOCB_DCMD) {
2221 iocb_job = &sp->u.iocb_cmd;
2222 iocb_job->u.fxiocb.seq_number = pkt->seq_no;
2223 iocb_job->u.fxiocb.fw_flags = pkt->fw_iotcl_flags;
2224 iocb_job->u.fxiocb.result = pkt->status;
2225 if (iocb_job->u.fxiocb.flags & SRB_FXDISC_RSP_DWRD_VALID)
2226 iocb_job->u.fxiocb.req_data =
2227 pkt->dataword_r;
2228 } else {
2229 bsg_job = sp->u.bsg_job;
2230
2231 memset(&fstatus, 0, sizeof(struct qla_mt_iocb_rsp_fx00));
2232
2233 fstatus.reserved_1 = pkt->reserved_0;
2234 fstatus.func_type = pkt->comp_func_num;
2235 fstatus.ioctl_flags = pkt->fw_iotcl_flags;
2236 fstatus.ioctl_data = pkt->dataword_r;
2237 fstatus.adapid = pkt->adapid;
2238 fstatus.reserved_2 = pkt->dataword_r_extra;
2239 fstatus.res_count = pkt->residuallen;
2240 fstatus.status = pkt->status;
2241 fstatus.seq_number = pkt->seq_no;
2242 memcpy(fstatus.reserved_3,
2243 pkt->reserved_2, 20 * sizeof(uint8_t));
2244
2245 fw_sts_ptr = ((uint8_t *)bsg_job->req->sense) +
2246 sizeof(struct fc_bsg_reply);
2247
2248 memcpy(fw_sts_ptr, (uint8_t *)&fstatus,
2249 sizeof(struct qla_mt_iocb_rsp_fx00));
2250 bsg_job->reply_len = sizeof(struct fc_bsg_reply) +
2251 sizeof(struct qla_mt_iocb_rsp_fx00) + sizeof(uint8_t);
2252
2253 ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
2254 sp->fcport->vha, 0x5080,
2255 (uint8_t *)pkt, sizeof(struct ioctl_iocb_entry_fx00));
2256
2257 ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
2258 sp->fcport->vha, 0x5074,
2259 (uint8_t *)fw_sts_ptr, sizeof(struct qla_mt_iocb_rsp_fx00));
2260
2261 res = bsg_job->reply->result = DID_OK << 16;
2262 bsg_job->reply->reply_payload_rcv_len =
2263 bsg_job->reply_payload.payload_len;
2264 }
2265 sp->done(vha, sp, res);
2266 }
2267
2268 /**
2269 * qlafx00_status_entry() - Process a Status IOCB entry.
2270 * @ha: SCSI driver HA context
2271 * @pkt: Entry pointer
2272 */
2273 static void
2274 qlafx00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
2275 {
2276 srb_t *sp;
2277 fc_port_t *fcport;
2278 struct scsi_cmnd *cp;
2279 struct sts_entry_fx00 *sts;
2280 __le16 comp_status;
2281 __le16 scsi_status;
2282 __le16 lscsi_status;
2283 int32_t resid;
2284 uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
2285 fw_resid_len;
2286 uint8_t *rsp_info = NULL, *sense_data = NULL;
2287 struct qla_hw_data *ha = vha->hw;
2288 uint32_t hindex, handle;
2289 uint16_t que;
2290 struct req_que *req;
2291 int logit = 1;
2292 int res = 0;
2293
2294 sts = (struct sts_entry_fx00 *) pkt;
2295
2296 comp_status = sts->comp_status;
2297 scsi_status = sts->scsi_status & cpu_to_le16((uint16_t)SS_MASK);
2298 hindex = sts->handle;
2299 handle = LSW(hindex);
2300
2301 que = MSW(hindex);
2302 req = ha->req_q_map[que];
2303
2304 /* Validate handle. */
2305 if (handle < req->num_outstanding_cmds)
2306 sp = req->outstanding_cmds[handle];
2307 else
2308 sp = NULL;
2309
2310 if (sp == NULL) {
2311 ql_dbg(ql_dbg_io, vha, 0x3034,
2312 "Invalid status handle (0x%x).\n", handle);
2313
2314 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2315 qla2xxx_wake_dpc(vha);
2316 return;
2317 }
2318
2319 if (sp->type == SRB_TM_CMD) {
2320 req->outstanding_cmds[handle] = NULL;
2321 qlafx00_tm_iocb_entry(vha, req, pkt, sp,
2322 scsi_status, comp_status);
2323 return;
2324 }
2325
2326 /* Fast path completion. */
2327 if (comp_status == CS_COMPLETE && scsi_status == 0) {
2328 qla2x00_process_completed_request(vha, req, handle);
2329 return;
2330 }
2331
2332 req->outstanding_cmds[handle] = NULL;
2333 cp = GET_CMD_SP(sp);
2334 if (cp == NULL) {
2335 ql_dbg(ql_dbg_io, vha, 0x3048,
2336 "Command already returned (0x%x/%p).\n",
2337 handle, sp);
2338
2339 return;
2340 }
2341
2342 lscsi_status = scsi_status & cpu_to_le16((uint16_t)STATUS_MASK);
2343
2344 fcport = sp->fcport;
2345
2346 sense_len = par_sense_len = rsp_info_len = resid_len =
2347 fw_resid_len = 0;
2348 if (scsi_status & cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID))
2349 sense_len = sts->sense_len;
2350 if (scsi_status & cpu_to_le16(((uint16_t)SS_RESIDUAL_UNDER
2351 | (uint16_t)SS_RESIDUAL_OVER)))
2352 resid_len = le32_to_cpu(sts->residual_len);
2353 if (comp_status == cpu_to_le16((uint16_t)CS_DATA_UNDERRUN))
2354 fw_resid_len = le32_to_cpu(sts->residual_len);
2355 rsp_info = sense_data = sts->data;
2356 par_sense_len = sizeof(sts->data);
2357
2358 /* Check for overrun. */
2359 if (comp_status == CS_COMPLETE &&
2360 scsi_status & cpu_to_le16((uint16_t)SS_RESIDUAL_OVER))
2361 comp_status = cpu_to_le16((uint16_t)CS_DATA_OVERRUN);
2362
2363 /*
2364 * Based on Host and scsi status generate status code for Linux
2365 */
2366 switch (le16_to_cpu(comp_status)) {
2367 case CS_COMPLETE:
2368 case CS_QUEUE_FULL:
2369 if (scsi_status == 0) {
2370 res = DID_OK << 16;
2371 break;
2372 }
2373 if (scsi_status & cpu_to_le16(((uint16_t)SS_RESIDUAL_UNDER
2374 | (uint16_t)SS_RESIDUAL_OVER))) {
2375 resid = resid_len;
2376 scsi_set_resid(cp, resid);
2377
2378 if (!lscsi_status &&
2379 ((unsigned)(scsi_bufflen(cp) - resid) <
2380 cp->underflow)) {
2381 ql_dbg(ql_dbg_io, fcport->vha, 0x3050,
2382 "Mid-layer underflow "
2383 "detected (0x%x of 0x%x bytes).\n",
2384 resid, scsi_bufflen(cp));
2385
2386 res = DID_ERROR << 16;
2387 break;
2388 }
2389 }
2390 res = DID_OK << 16 | le16_to_cpu(lscsi_status);
2391
2392 if (lscsi_status ==
2393 cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL)) {
2394 ql_dbg(ql_dbg_io, fcport->vha, 0x3051,
2395 "QUEUE FULL detected.\n");
2396 break;
2397 }
2398 logit = 0;
2399 if (lscsi_status != cpu_to_le16((uint16_t)SS_CHECK_CONDITION))
2400 break;
2401
2402 memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
2403 if (!(scsi_status & cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID)))
2404 break;
2405
2406 qlafx00_handle_sense(sp, sense_data, par_sense_len, sense_len,
2407 rsp, res);
2408 break;
2409
2410 case CS_DATA_UNDERRUN:
2411 /* Use F/W calculated residual length. */
2412 if (IS_FWI2_CAPABLE(ha) || IS_QLAFX00(ha))
2413 resid = fw_resid_len;
2414 else
2415 resid = resid_len;
2416 scsi_set_resid(cp, resid);
2417 if (scsi_status & cpu_to_le16((uint16_t)SS_RESIDUAL_UNDER)) {
2418 if ((IS_FWI2_CAPABLE(ha) || IS_QLAFX00(ha))
2419 && fw_resid_len != resid_len) {
2420 ql_dbg(ql_dbg_io, fcport->vha, 0x3052,
2421 "Dropped frame(s) detected "
2422 "(0x%x of 0x%x bytes).\n",
2423 resid, scsi_bufflen(cp));
2424
2425 res = DID_ERROR << 16 |
2426 le16_to_cpu(lscsi_status);
2427 goto check_scsi_status;
2428 }
2429
2430 if (!lscsi_status &&
2431 ((unsigned)(scsi_bufflen(cp) - resid) <
2432 cp->underflow)) {
2433 ql_dbg(ql_dbg_io, fcport->vha, 0x3053,
2434 "Mid-layer underflow "
2435 "detected (0x%x of 0x%x bytes, "
2436 "cp->underflow: 0x%x).\n",
2437 resid, scsi_bufflen(cp), cp->underflow);
2438
2439 res = DID_ERROR << 16;
2440 break;
2441 }
2442 } else if (lscsi_status !=
2443 cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL) &&
2444 lscsi_status != cpu_to_le16((uint16_t)SAM_STAT_BUSY)) {
2445 /*
2446 * scsi status of task set and busy are considered
2447 * to be task not completed.
2448 */
2449
2450 ql_dbg(ql_dbg_io, fcport->vha, 0x3054,
2451 "Dropped frame(s) detected (0x%x "
2452 "of 0x%x bytes).\n", resid,
2453 scsi_bufflen(cp));
2454
2455 res = DID_ERROR << 16 | le16_to_cpu(lscsi_status);
2456 goto check_scsi_status;
2457 } else {
2458 ql_dbg(ql_dbg_io, fcport->vha, 0x3055,
2459 "scsi_status: 0x%x, lscsi_status: 0x%x\n",
2460 scsi_status, lscsi_status);
2461 }
2462
2463 res = DID_OK << 16 | le16_to_cpu(lscsi_status);
2464 logit = 0;
2465
2466 check_scsi_status:
2467 /*
2468 * Check to see if SCSI Status is non zero. If so report SCSI
2469 * Status.
2470 */
2471 if (lscsi_status != 0) {
2472 if (lscsi_status ==
2473 cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL)) {
2474 ql_dbg(ql_dbg_io, fcport->vha, 0x3056,
2475 "QUEUE FULL detected.\n");
2476 logit = 1;
2477 break;
2478 }
2479 if (lscsi_status !=
2480 cpu_to_le16((uint16_t)SS_CHECK_CONDITION))
2481 break;
2482
2483 memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
2484 if (!(scsi_status &
2485 cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID)))
2486 break;
2487
2488 qlafx00_handle_sense(sp, sense_data, par_sense_len,
2489 sense_len, rsp, res);
2490 }
2491 break;
2492
2493 case CS_PORT_LOGGED_OUT:
2494 case CS_PORT_CONFIG_CHG:
2495 case CS_PORT_BUSY:
2496 case CS_INCOMPLETE:
2497 case CS_PORT_UNAVAILABLE:
2498 case CS_TIMEOUT:
2499 case CS_RESET:
2500
2501 /*
2502 * We are going to have the fc class block the rport
2503 * while we try to recover so instruct the mid layer
2504 * to requeue until the class decides how to handle this.
2505 */
2506 res = DID_TRANSPORT_DISRUPTED << 16;
2507
2508 ql_dbg(ql_dbg_io, fcport->vha, 0x3057,
2509 "Port down status: port-state=0x%x.\n",
2510 atomic_read(&fcport->state));
2511
2512 if (atomic_read(&fcport->state) == FCS_ONLINE)
2513 qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
2514 break;
2515
2516 case CS_ABORTED:
2517 res = DID_RESET << 16;
2518 break;
2519
2520 default:
2521 res = DID_ERROR << 16;
2522 break;
2523 }
2524
2525 if (logit)
2526 ql_dbg(ql_dbg_io, fcport->vha, 0x3058,
2527 "FCP command status: 0x%x-0x%x (0x%x) nexus=%ld:%d:%llu "
2528 "tgt_id: 0x%x lscsi_status: 0x%x cdb=%10phN len=0x%x "
2529 "rsp_info=%p resid=0x%x fw_resid=0x%x sense_len=0x%x, "
2530 "par_sense_len=0x%x, rsp_info_len=0x%x\n",
2531 comp_status, scsi_status, res, vha->host_no,
2532 cp->device->id, cp->device->lun, fcport->tgt_id,
2533 lscsi_status, cp->cmnd, scsi_bufflen(cp),
2534 rsp_info, resid_len, fw_resid_len, sense_len,
2535 par_sense_len, rsp_info_len);
2536
2537 if (rsp->status_srb == NULL)
2538 sp->done(ha, sp, res);
2539 }
2540
2541 /**
2542 * qlafx00_status_cont_entry() - Process a Status Continuations entry.
2543 * @ha: SCSI driver HA context
2544 * @pkt: Entry pointer
2545 *
2546 * Extended sense data.
2547 */
2548 static void
2549 qlafx00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
2550 {
2551 uint8_t sense_sz = 0;
2552 struct qla_hw_data *ha = rsp->hw;
2553 struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
2554 srb_t *sp = rsp->status_srb;
2555 struct scsi_cmnd *cp;
2556 uint32_t sense_len;
2557 uint8_t *sense_ptr;
2558
2559 if (!sp) {
2560 ql_dbg(ql_dbg_io, vha, 0x3037,
2561 "no SP, sp = %p\n", sp);
2562 return;
2563 }
2564
2565 if (!GET_FW_SENSE_LEN(sp)) {
2566 ql_dbg(ql_dbg_io, vha, 0x304b,
2567 "no fw sense data, sp = %p\n", sp);
2568 return;
2569 }
2570 cp = GET_CMD_SP(sp);
2571 if (cp == NULL) {
2572 ql_log(ql_log_warn, vha, 0x303b,
2573 "cmd is NULL: already returned to OS (sp=%p).\n", sp);
2574
2575 rsp->status_srb = NULL;
2576 return;
2577 }
2578
2579 if (!GET_CMD_SENSE_LEN(sp)) {
2580 ql_dbg(ql_dbg_io, vha, 0x304c,
2581 "no sense data, sp = %p\n", sp);
2582 } else {
2583 sense_len = GET_CMD_SENSE_LEN(sp);
2584 sense_ptr = GET_CMD_SENSE_PTR(sp);
2585 ql_dbg(ql_dbg_io, vha, 0x304f,
2586 "sp=%p sense_len=0x%x sense_ptr=%p.\n",
2587 sp, sense_len, sense_ptr);
2588
2589 if (sense_len > sizeof(pkt->data))
2590 sense_sz = sizeof(pkt->data);
2591 else
2592 sense_sz = sense_len;
2593
2594 /* Move sense data. */
2595 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x304e,
2596 (uint8_t *)pkt, sizeof(sts_cont_entry_t));
2597 memcpy(sense_ptr, pkt->data, sense_sz);
2598 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x304a,
2599 sense_ptr, sense_sz);
2600
2601 sense_len -= sense_sz;
2602 sense_ptr += sense_sz;
2603
2604 SET_CMD_SENSE_PTR(sp, sense_ptr);
2605 SET_CMD_SENSE_LEN(sp, sense_len);
2606 }
2607 sense_len = GET_FW_SENSE_LEN(sp);
2608 sense_len = (sense_len > sizeof(pkt->data)) ?
2609 (sense_len - sizeof(pkt->data)) : 0;
2610 SET_FW_SENSE_LEN(sp, sense_len);
2611
2612 /* Place command on done queue. */
2613 if (sense_len == 0) {
2614 rsp->status_srb = NULL;
2615 sp->done(ha, sp, cp->result);
2616 }
2617 }
2618
2619 /**
2620 * qlafx00_multistatus_entry() - Process Multi response queue entries.
2621 * @ha: SCSI driver HA context
2622 */
2623 static void
2624 qlafx00_multistatus_entry(struct scsi_qla_host *vha,
2625 struct rsp_que *rsp, void *pkt)
2626 {
2627 srb_t *sp;
2628 struct multi_sts_entry_fx00 *stsmfx;
2629 struct qla_hw_data *ha = vha->hw;
2630 uint32_t handle, hindex, handle_count, i;
2631 uint16_t que;
2632 struct req_que *req;
2633 __le32 *handle_ptr;
2634
2635 stsmfx = (struct multi_sts_entry_fx00 *) pkt;
2636
2637 handle_count = stsmfx->handle_count;
2638
2639 if (handle_count > MAX_HANDLE_COUNT) {
2640 ql_dbg(ql_dbg_io, vha, 0x3035,
2641 "Invalid handle count (0x%x).\n", handle_count);
2642 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2643 qla2xxx_wake_dpc(vha);
2644 return;
2645 }
2646
2647 handle_ptr = &stsmfx->handles[0];
2648
2649 for (i = 0; i < handle_count; i++) {
2650 hindex = le32_to_cpu(*handle_ptr);
2651 handle = LSW(hindex);
2652 que = MSW(hindex);
2653 req = ha->req_q_map[que];
2654
2655 /* Validate handle. */
2656 if (handle < req->num_outstanding_cmds)
2657 sp = req->outstanding_cmds[handle];
2658 else
2659 sp = NULL;
2660
2661 if (sp == NULL) {
2662 ql_dbg(ql_dbg_io, vha, 0x3044,
2663 "Invalid status handle (0x%x).\n", handle);
2664 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2665 qla2xxx_wake_dpc(vha);
2666 return;
2667 }
2668 qla2x00_process_completed_request(vha, req, handle);
2669 handle_ptr++;
2670 }
2671 }
2672
2673 /**
2674 * qlafx00_error_entry() - Process an error entry.
2675 * @ha: SCSI driver HA context
2676 * @pkt: Entry pointer
2677 */
2678 static void
2679 qlafx00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp,
2680 struct sts_entry_fx00 *pkt, uint8_t estatus, uint8_t etype)
2681 {
2682 srb_t *sp;
2683 struct qla_hw_data *ha = vha->hw;
2684 const char func[] = "ERROR-IOCB";
2685 uint16_t que = 0;
2686 struct req_que *req = NULL;
2687 int res = DID_ERROR << 16;
2688
2689 ql_dbg(ql_dbg_async, vha, 0x507f,
2690 "type of error status in response: 0x%x\n", estatus);
2691
2692 req = ha->req_q_map[que];
2693
2694 sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
2695 if (sp) {
2696 sp->done(ha, sp, res);
2697 return;
2698 }
2699
2700 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2701 qla2xxx_wake_dpc(vha);
2702 }
2703
2704 /**
2705 * qlafx00_process_response_queue() - Process response queue entries.
2706 * @ha: SCSI driver HA context
2707 */
2708 static void
2709 qlafx00_process_response_queue(struct scsi_qla_host *vha,
2710 struct rsp_que *rsp)
2711 {
2712 struct sts_entry_fx00 *pkt;
2713 response_t *lptr;
2714 uint16_t lreq_q_in = 0;
2715 uint16_t lreq_q_out = 0;
2716
2717 lreq_q_in = RD_REG_DWORD(rsp->rsp_q_in);
2718 lreq_q_out = rsp->ring_index;
2719
2720 while (lreq_q_in != lreq_q_out) {
2721 lptr = rsp->ring_ptr;
2722 memcpy_fromio(rsp->rsp_pkt, (void __iomem *)lptr,
2723 sizeof(rsp->rsp_pkt));
2724 pkt = (struct sts_entry_fx00 *)rsp->rsp_pkt;
2725
2726 rsp->ring_index++;
2727 lreq_q_out++;
2728 if (rsp->ring_index == rsp->length) {
2729 lreq_q_out = 0;
2730 rsp->ring_index = 0;
2731 rsp->ring_ptr = rsp->ring;
2732 } else {
2733 rsp->ring_ptr++;
2734 }
2735
2736 if (pkt->entry_status != 0 &&
2737 pkt->entry_type != IOCTL_IOSB_TYPE_FX00) {
2738 qlafx00_error_entry(vha, rsp,
2739 (struct sts_entry_fx00 *)pkt, pkt->entry_status,
2740 pkt->entry_type);
2741 continue;
2742 }
2743
2744 switch (pkt->entry_type) {
2745 case STATUS_TYPE_FX00:
2746 qlafx00_status_entry(vha, rsp, pkt);
2747 break;
2748
2749 case STATUS_CONT_TYPE_FX00:
2750 qlafx00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
2751 break;
2752
2753 case MULTI_STATUS_TYPE_FX00:
2754 qlafx00_multistatus_entry(vha, rsp, pkt);
2755 break;
2756
2757 case ABORT_IOCB_TYPE_FX00:
2758 qlafx00_abort_iocb_entry(vha, rsp->req,
2759 (struct abort_iocb_entry_fx00 *)pkt);
2760 break;
2761
2762 case IOCTL_IOSB_TYPE_FX00:
2763 qlafx00_ioctl_iosb_entry(vha, rsp->req,
2764 (struct ioctl_iocb_entry_fx00 *)pkt);
2765 break;
2766 default:
2767 /* Type Not Supported. */
2768 ql_dbg(ql_dbg_async, vha, 0x5081,
2769 "Received unknown response pkt type %x "
2770 "entry status=%x.\n",
2771 pkt->entry_type, pkt->entry_status);
2772 break;
2773 }
2774 }
2775
2776 /* Adjust ring index */
2777 WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
2778 }
2779
2780 /**
2781 * qlafx00_async_event() - Process aynchronous events.
2782 * @ha: SCSI driver HA context
2783 */
2784 static void
2785 qlafx00_async_event(scsi_qla_host_t *vha)
2786 {
2787 struct qla_hw_data *ha = vha->hw;
2788 struct device_reg_fx00 __iomem *reg;
2789 int data_size = 1;
2790
2791 reg = &ha->iobase->ispfx00;
2792 /* Setup to process RIO completion. */
2793 switch (ha->aenmb[0]) {
2794 case QLAFX00_MBA_SYSTEM_ERR: /* System Error */
2795 ql_log(ql_log_warn, vha, 0x5079,
2796 "ISP System Error - mbx1=%x\n", ha->aenmb[0]);
2797 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2798 break;
2799
2800 case QLAFX00_MBA_SHUTDOWN_RQSTD: /* Shutdown requested */
2801 ql_dbg(ql_dbg_async, vha, 0x5076,
2802 "Asynchronous FW shutdown requested.\n");
2803 set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
2804 qla2xxx_wake_dpc(vha);
2805 break;
2806
2807 case QLAFX00_MBA_PORT_UPDATE: /* Port database update */
2808 ha->aenmb[1] = RD_REG_DWORD(&reg->aenmailbox1);
2809 ha->aenmb[2] = RD_REG_DWORD(&reg->aenmailbox2);
2810 ha->aenmb[3] = RD_REG_DWORD(&reg->aenmailbox3);
2811 ql_dbg(ql_dbg_async, vha, 0x5077,
2812 "Asynchronous port Update received "
2813 "aenmb[0]: %x, aenmb[1]: %x, aenmb[2]: %x, aenmb[3]: %x\n",
2814 ha->aenmb[0], ha->aenmb[1], ha->aenmb[2], ha->aenmb[3]);
2815 data_size = 4;
2816 break;
2817
2818 case QLAFX00_MBA_TEMP_OVER: /* Over temperature event */
2819 ql_log(ql_log_info, vha, 0x5085,
2820 "Asynchronous over temperature event received "
2821 "aenmb[0]: %x\n",
2822 ha->aenmb[0]);
2823 break;
2824
2825 case QLAFX00_MBA_TEMP_NORM: /* Normal temperature event */
2826 ql_log(ql_log_info, vha, 0x5086,
2827 "Asynchronous normal temperature event received "
2828 "aenmb[0]: %x\n",
2829 ha->aenmb[0]);
2830 break;
2831
2832 case QLAFX00_MBA_TEMP_CRIT: /* Critical temperature event */
2833 ql_log(ql_log_info, vha, 0x5083,
2834 "Asynchronous critical temperature event received "
2835 "aenmb[0]: %x\n",
2836 ha->aenmb[0]);
2837 break;
2838
2839 default:
2840 ha->aenmb[1] = RD_REG_WORD(&reg->aenmailbox1);
2841 ha->aenmb[2] = RD_REG_WORD(&reg->aenmailbox2);
2842 ha->aenmb[3] = RD_REG_WORD(&reg->aenmailbox3);
2843 ha->aenmb[4] = RD_REG_WORD(&reg->aenmailbox4);
2844 ha->aenmb[5] = RD_REG_WORD(&reg->aenmailbox5);
2845 ha->aenmb[6] = RD_REG_WORD(&reg->aenmailbox6);
2846 ha->aenmb[7] = RD_REG_WORD(&reg->aenmailbox7);
2847 ql_dbg(ql_dbg_async, vha, 0x5078,
2848 "AEN:%04x %04x %04x %04x :%04x %04x %04x %04x\n",
2849 ha->aenmb[0], ha->aenmb[1], ha->aenmb[2], ha->aenmb[3],
2850 ha->aenmb[4], ha->aenmb[5], ha->aenmb[6], ha->aenmb[7]);
2851 break;
2852 }
2853 qlafx00_post_aenfx_work(vha, ha->aenmb[0],
2854 (uint32_t *)ha->aenmb, data_size);
2855 }
2856
2857 /**
2858 *
2859 * qlafx00x_mbx_completion() - Process mailbox command completions.
2860 * @ha: SCSI driver HA context
2861 * @mb16: Mailbox16 register
2862 */
2863 static void
2864 qlafx00_mbx_completion(scsi_qla_host_t *vha, uint32_t mb0)
2865 {
2866 uint16_t cnt;
2867 uint32_t __iomem *wptr;
2868 struct qla_hw_data *ha = vha->hw;
2869 struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
2870
2871 if (!ha->mcp32)
2872 ql_dbg(ql_dbg_async, vha, 0x507e, "MBX pointer ERROR.\n");
2873
2874 /* Load return mailbox registers. */
2875 ha->flags.mbox_int = 1;
2876 ha->mailbox_out32[0] = mb0;
2877 wptr = (uint32_t __iomem *)&reg->mailbox17;
2878
2879 for (cnt = 1; cnt < ha->mbx_count; cnt++) {
2880 ha->mailbox_out32[cnt] = RD_REG_DWORD(wptr);
2881 wptr++;
2882 }
2883 }
2884
2885 /**
2886 * qlafx00_intr_handler() - Process interrupts for the ISPFX00.
2887 * @irq:
2888 * @dev_id: SCSI driver HA context
2889 *
2890 * Called by system whenever the host adapter generates an interrupt.
2891 *
2892 * Returns handled flag.
2893 */
2894 irqreturn_t
2895 qlafx00_intr_handler(int irq, void *dev_id)
2896 {
2897 scsi_qla_host_t *vha;
2898 struct qla_hw_data *ha;
2899 struct device_reg_fx00 __iomem *reg;
2900 int status;
2901 unsigned long iter;
2902 uint32_t stat;
2903 uint32_t mb[8];
2904 struct rsp_que *rsp;
2905 unsigned long flags;
2906 uint32_t clr_intr = 0;
2907 uint32_t intr_stat = 0;
2908
2909 rsp = (struct rsp_que *) dev_id;
2910 if (!rsp) {
2911 ql_log(ql_log_info, NULL, 0x507d,
2912 "%s: NULL response queue pointer.\n", __func__);
2913 return IRQ_NONE;
2914 }
2915
2916 ha = rsp->hw;
2917 reg = &ha->iobase->ispfx00;
2918 status = 0;
2919
2920 if (unlikely(pci_channel_offline(ha->pdev)))
2921 return IRQ_HANDLED;
2922
2923 spin_lock_irqsave(&ha->hardware_lock, flags);
2924 vha = pci_get_drvdata(ha->pdev);
2925 for (iter = 50; iter--; clr_intr = 0) {
2926 stat = QLAFX00_RD_INTR_REG(ha);
2927 if (qla2x00_check_reg32_for_disconnect(vha, stat))
2928 break;
2929 intr_stat = stat & QLAFX00_HST_INT_STS_BITS;
2930 if (!intr_stat)
2931 break;
2932
2933 if (stat & QLAFX00_INTR_MB_CMPLT) {
2934 mb[0] = RD_REG_WORD(&reg->mailbox16);
2935 qlafx00_mbx_completion(vha, mb[0]);
2936 status |= MBX_INTERRUPT;
2937 clr_intr |= QLAFX00_INTR_MB_CMPLT;
2938 }
2939 if (intr_stat & QLAFX00_INTR_ASYNC_CMPLT) {
2940 ha->aenmb[0] = RD_REG_WORD(&reg->aenmailbox0);
2941 qlafx00_async_event(vha);
2942 clr_intr |= QLAFX00_INTR_ASYNC_CMPLT;
2943 }
2944 if (intr_stat & QLAFX00_INTR_RSP_CMPLT) {
2945 qlafx00_process_response_queue(vha, rsp);
2946 clr_intr |= QLAFX00_INTR_RSP_CMPLT;
2947 }
2948
2949 QLAFX00_CLR_INTR_REG(ha, clr_intr);
2950 QLAFX00_RD_INTR_REG(ha);
2951 }
2952
2953 qla2x00_handle_mbx_completion(ha, status);
2954 spin_unlock_irqrestore(&ha->hardware_lock, flags);
2955
2956 return IRQ_HANDLED;
2957 }
2958
2959 /** QLAFX00 specific IOCB implementation functions */
2960
2961 static inline cont_a64_entry_t *
2962 qlafx00_prep_cont_type1_iocb(struct req_que *req,
2963 cont_a64_entry_t *lcont_pkt)
2964 {
2965 cont_a64_entry_t *cont_pkt;
2966
2967 /* Adjust ring index. */
2968 req->ring_index++;
2969 if (req->ring_index == req->length) {
2970 req->ring_index = 0;
2971 req->ring_ptr = req->ring;
2972 } else {
2973 req->ring_ptr++;
2974 }
2975
2976 cont_pkt = (cont_a64_entry_t *)req->ring_ptr;
2977
2978 /* Load packet defaults. */
2979 lcont_pkt->entry_type = CONTINUE_A64_TYPE_FX00;
2980
2981 return cont_pkt;
2982 }
2983
2984 static inline void
2985 qlafx00_build_scsi_iocbs(srb_t *sp, struct cmd_type_7_fx00 *cmd_pkt,
2986 uint16_t tot_dsds, struct cmd_type_7_fx00 *lcmd_pkt)
2987 {
2988 uint16_t avail_dsds;
2989 __le32 *cur_dsd;
2990 scsi_qla_host_t *vha;
2991 struct scsi_cmnd *cmd;
2992 struct scatterlist *sg;
2993 int i, cont;
2994 struct req_que *req;
2995 cont_a64_entry_t lcont_pkt;
2996 cont_a64_entry_t *cont_pkt;
2997
2998 vha = sp->fcport->vha;
2999 req = vha->req;
3000
3001 cmd = GET_CMD_SP(sp);
3002 cont = 0;
3003 cont_pkt = NULL;
3004
3005 /* Update entry type to indicate Command Type 3 IOCB */
3006 lcmd_pkt->entry_type = FX00_COMMAND_TYPE_7;
3007
3008 /* No data transfer */
3009 if (!scsi_bufflen(cmd) || cmd->sc_data_direction == DMA_NONE) {
3010 lcmd_pkt->byte_count = cpu_to_le32(0);
3011 return;
3012 }
3013
3014 /* Set transfer direction */
3015 if (cmd->sc_data_direction == DMA_TO_DEVICE) {
3016 lcmd_pkt->cntrl_flags = TMF_WRITE_DATA;
3017 vha->qla_stats.output_bytes += scsi_bufflen(cmd);
3018 } else if (cmd->sc_data_direction == DMA_FROM_DEVICE) {
3019 lcmd_pkt->cntrl_flags = TMF_READ_DATA;
3020 vha->qla_stats.input_bytes += scsi_bufflen(cmd);
3021 }
3022
3023 /* One DSD is available in the Command Type 3 IOCB */
3024 avail_dsds = 1;
3025 cur_dsd = (__le32 *)&lcmd_pkt->dseg_0_address;
3026
3027 /* Load data segments */
3028 scsi_for_each_sg(cmd, sg, tot_dsds, i) {
3029 dma_addr_t sle_dma;
3030
3031 /* Allocate additional continuation packets? */
3032 if (avail_dsds == 0) {
3033 /*
3034 * Five DSDs are available in the Continuation
3035 * Type 1 IOCB.
3036 */
3037 memset(&lcont_pkt, 0, REQUEST_ENTRY_SIZE);
3038 cont_pkt =
3039 qlafx00_prep_cont_type1_iocb(req, &lcont_pkt);
3040 cur_dsd = (__le32 *)lcont_pkt.dseg_0_address;
3041 avail_dsds = 5;
3042 cont = 1;
3043 }
3044
3045 sle_dma = sg_dma_address(sg);
3046 *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
3047 *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
3048 *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
3049 avail_dsds--;
3050 if (avail_dsds == 0 && cont == 1) {
3051 cont = 0;
3052 memcpy_toio((void __iomem *)cont_pkt, &lcont_pkt,
3053 REQUEST_ENTRY_SIZE);
3054 }
3055
3056 }
3057 if (avail_dsds != 0 && cont == 1) {
3058 memcpy_toio((void __iomem *)cont_pkt, &lcont_pkt,
3059 REQUEST_ENTRY_SIZE);
3060 }
3061 }
3062
3063 /**
3064 * qlafx00_start_scsi() - Send a SCSI command to the ISP
3065 * @sp: command to send to the ISP
3066 *
3067 * Returns non-zero if a failure occurred, else zero.
3068 */
3069 int
3070 qlafx00_start_scsi(srb_t *sp)
3071 {
3072 int nseg;
3073 unsigned long flags;
3074 uint32_t index;
3075 uint32_t handle;
3076 uint16_t cnt;
3077 uint16_t req_cnt;
3078 uint16_t tot_dsds;
3079 struct req_que *req = NULL;
3080 struct rsp_que *rsp = NULL;
3081 struct scsi_cmnd *cmd = GET_CMD_SP(sp);
3082 struct scsi_qla_host *vha = sp->fcport->vha;
3083 struct qla_hw_data *ha = vha->hw;
3084 struct cmd_type_7_fx00 *cmd_pkt;
3085 struct cmd_type_7_fx00 lcmd_pkt;
3086 struct scsi_lun llun;
3087
3088 /* Setup device pointers. */
3089 rsp = ha->rsp_q_map[0];
3090 req = vha->req;
3091
3092 /* So we know we haven't pci_map'ed anything yet */
3093 tot_dsds = 0;
3094
3095 /* Acquire ring specific lock */
3096 spin_lock_irqsave(&ha->hardware_lock, flags);
3097
3098 /* Check for room in outstanding command list. */
3099 handle = req->current_outstanding_cmd;
3100 for (index = 1; index < req->num_outstanding_cmds; index++) {
3101 handle++;
3102 if (handle == req->num_outstanding_cmds)
3103 handle = 1;
3104 if (!req->outstanding_cmds[handle])
3105 break;
3106 }
3107 if (index == req->num_outstanding_cmds)
3108 goto queuing_error;
3109
3110 /* Map the sg table so we have an accurate count of sg entries needed */
3111 if (scsi_sg_count(cmd)) {
3112 nseg = dma_map_sg(&ha->pdev->dev, scsi_sglist(cmd),
3113 scsi_sg_count(cmd), cmd->sc_data_direction);
3114 if (unlikely(!nseg))
3115 goto queuing_error;
3116 } else
3117 nseg = 0;
3118
3119 tot_dsds = nseg;
3120 req_cnt = qla24xx_calc_iocbs(vha, tot_dsds);
3121 if (req->cnt < (req_cnt + 2)) {
3122 cnt = RD_REG_DWORD_RELAXED(req->req_q_out);
3123
3124 if (req->ring_index < cnt)
3125 req->cnt = cnt - req->ring_index;
3126 else
3127 req->cnt = req->length -
3128 (req->ring_index - cnt);
3129 if (req->cnt < (req_cnt + 2))
3130 goto queuing_error;
3131 }
3132
3133 /* Build command packet. */
3134 req->current_outstanding_cmd = handle;
3135 req->outstanding_cmds[handle] = sp;
3136 sp->handle = handle;
3137 cmd->host_scribble = (unsigned char *)(unsigned long)handle;
3138 req->cnt -= req_cnt;
3139
3140 cmd_pkt = (struct cmd_type_7_fx00 *)req->ring_ptr;
3141
3142 memset(&lcmd_pkt, 0, REQUEST_ENTRY_SIZE);
3143
3144 lcmd_pkt.handle = MAKE_HANDLE(req->id, sp->handle);
3145 lcmd_pkt.reserved_0 = 0;
3146 lcmd_pkt.port_path_ctrl = 0;
3147 lcmd_pkt.reserved_1 = 0;
3148 lcmd_pkt.dseg_count = cpu_to_le16(tot_dsds);
3149 lcmd_pkt.tgt_idx = cpu_to_le16(sp->fcport->tgt_id);
3150
3151 int_to_scsilun(cmd->device->lun, &llun);
3152 host_to_adap((uint8_t *)&llun, (uint8_t *)&lcmd_pkt.lun,
3153 sizeof(lcmd_pkt.lun));
3154
3155 /* Load SCSI command packet. */
3156 host_to_adap(cmd->cmnd, lcmd_pkt.fcp_cdb, sizeof(lcmd_pkt.fcp_cdb));
3157 lcmd_pkt.byte_count = cpu_to_le32((uint32_t)scsi_bufflen(cmd));
3158
3159 /* Build IOCB segments */
3160 qlafx00_build_scsi_iocbs(sp, cmd_pkt, tot_dsds, &lcmd_pkt);
3161
3162 /* Set total data segment count. */
3163 lcmd_pkt.entry_count = (uint8_t)req_cnt;
3164
3165 /* Specify response queue number where completion should happen */
3166 lcmd_pkt.entry_status = (uint8_t) rsp->id;
3167
3168 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302e,
3169 (uint8_t *)cmd->cmnd, cmd->cmd_len);
3170 ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x3032,
3171 (uint8_t *)&lcmd_pkt, REQUEST_ENTRY_SIZE);
3172
3173 memcpy_toio((void __iomem *)cmd_pkt, &lcmd_pkt, REQUEST_ENTRY_SIZE);
3174 wmb();
3175
3176 /* Adjust ring index. */
3177 req->ring_index++;
3178 if (req->ring_index == req->length) {
3179 req->ring_index = 0;
3180 req->ring_ptr = req->ring;
3181 } else
3182 req->ring_ptr++;
3183
3184 sp->flags |= SRB_DMA_VALID;
3185
3186 /* Set chip new ring index. */
3187 WRT_REG_DWORD(req->req_q_in, req->ring_index);
3188 QLAFX00_SET_HST_INTR(ha, ha->rqstq_intr_code);
3189
3190 spin_unlock_irqrestore(&ha->hardware_lock, flags);
3191 return QLA_SUCCESS;
3192
3193 queuing_error:
3194 if (tot_dsds)
3195 scsi_dma_unmap(cmd);
3196
3197 spin_unlock_irqrestore(&ha->hardware_lock, flags);
3198
3199 return QLA_FUNCTION_FAILED;
3200 }
3201
3202 void
3203 qlafx00_tm_iocb(srb_t *sp, struct tsk_mgmt_entry_fx00 *ptm_iocb)
3204 {
3205 struct srb_iocb *fxio = &sp->u.iocb_cmd;
3206 scsi_qla_host_t *vha = sp->fcport->vha;
3207 struct req_que *req = vha->req;
3208 struct tsk_mgmt_entry_fx00 tm_iocb;
3209 struct scsi_lun llun;
3210
3211 memset(&tm_iocb, 0, sizeof(struct tsk_mgmt_entry_fx00));
3212 tm_iocb.entry_type = TSK_MGMT_IOCB_TYPE_FX00;
3213 tm_iocb.entry_count = 1;
3214 tm_iocb.handle = cpu_to_le32(MAKE_HANDLE(req->id, sp->handle));
3215 tm_iocb.reserved_0 = 0;
3216 tm_iocb.tgt_id = cpu_to_le16(sp->fcport->tgt_id);
3217 tm_iocb.control_flags = cpu_to_le32(fxio->u.tmf.flags);
3218 if (tm_iocb.control_flags == cpu_to_le32((uint32_t)TCF_LUN_RESET)) {
3219 int_to_scsilun(fxio->u.tmf.lun, &llun);
3220 host_to_adap((uint8_t *)&llun, (uint8_t *)&tm_iocb.lun,
3221 sizeof(struct scsi_lun));
3222 }
3223
3224 memcpy((void *)ptm_iocb, &tm_iocb,
3225 sizeof(struct tsk_mgmt_entry_fx00));
3226 wmb();
3227 }
3228
3229 void
3230 qlafx00_abort_iocb(srb_t *sp, struct abort_iocb_entry_fx00 *pabt_iocb)
3231 {
3232 struct srb_iocb *fxio = &sp->u.iocb_cmd;
3233 scsi_qla_host_t *vha = sp->fcport->vha;
3234 struct req_que *req = vha->req;
3235 struct abort_iocb_entry_fx00 abt_iocb;
3236
3237 memset(&abt_iocb, 0, sizeof(struct abort_iocb_entry_fx00));
3238 abt_iocb.entry_type = ABORT_IOCB_TYPE_FX00;
3239 abt_iocb.entry_count = 1;
3240 abt_iocb.handle = cpu_to_le32(MAKE_HANDLE(req->id, sp->handle));
3241 abt_iocb.abort_handle =
3242 cpu_to_le32(MAKE_HANDLE(req->id, fxio->u.abt.cmd_hndl));
3243 abt_iocb.tgt_id_sts = cpu_to_le16(sp->fcport->tgt_id);
3244 abt_iocb.req_que_no = cpu_to_le16(req->id);
3245
3246 memcpy((void *)pabt_iocb, &abt_iocb,
3247 sizeof(struct abort_iocb_entry_fx00));
3248 wmb();
3249 }
3250
3251 void
3252 qlafx00_fxdisc_iocb(srb_t *sp, struct fxdisc_entry_fx00 *pfxiocb)
3253 {
3254 struct srb_iocb *fxio = &sp->u.iocb_cmd;
3255 struct qla_mt_iocb_rqst_fx00 *piocb_rqst;
3256 struct fc_bsg_job *bsg_job;
3257 struct fxdisc_entry_fx00 fx_iocb;
3258 uint8_t entry_cnt = 1;
3259
3260 memset(&fx_iocb, 0, sizeof(struct fxdisc_entry_fx00));
3261 fx_iocb.entry_type = FX00_IOCB_TYPE;
3262 fx_iocb.handle = cpu_to_le32(sp->handle);
3263 fx_iocb.entry_count = entry_cnt;
3264
3265 if (sp->type == SRB_FXIOCB_DCMD) {
3266 fx_iocb.func_num =
3267 sp->u.iocb_cmd.u.fxiocb.req_func_type;
3268 fx_iocb.adapid = fxio->u.fxiocb.adapter_id;
3269 fx_iocb.adapid_hi = fxio->u.fxiocb.adapter_id_hi;
3270 fx_iocb.reserved_0 = fxio->u.fxiocb.reserved_0;
3271 fx_iocb.reserved_1 = fxio->u.fxiocb.reserved_1;
3272 fx_iocb.dataword_extra = fxio->u.fxiocb.req_data_extra;
3273
3274 if (fxio->u.fxiocb.flags & SRB_FXDISC_REQ_DMA_VALID) {
3275 fx_iocb.req_dsdcnt = cpu_to_le16(1);
3276 fx_iocb.req_xfrcnt =
3277 cpu_to_le16(fxio->u.fxiocb.req_len);
3278 fx_iocb.dseg_rq_address[0] =
3279 cpu_to_le32(LSD(fxio->u.fxiocb.req_dma_handle));
3280 fx_iocb.dseg_rq_address[1] =
3281 cpu_to_le32(MSD(fxio->u.fxiocb.req_dma_handle));
3282 fx_iocb.dseg_rq_len =
3283 cpu_to_le32(fxio->u.fxiocb.req_len);
3284 }
3285
3286 if (fxio->u.fxiocb.flags & SRB_FXDISC_RESP_DMA_VALID) {
3287 fx_iocb.rsp_dsdcnt = cpu_to_le16(1);
3288 fx_iocb.rsp_xfrcnt =
3289 cpu_to_le16(fxio->u.fxiocb.rsp_len);
3290 fx_iocb.dseg_rsp_address[0] =
3291 cpu_to_le32(LSD(fxio->u.fxiocb.rsp_dma_handle));
3292 fx_iocb.dseg_rsp_address[1] =
3293 cpu_to_le32(MSD(fxio->u.fxiocb.rsp_dma_handle));
3294 fx_iocb.dseg_rsp_len =
3295 cpu_to_le32(fxio->u.fxiocb.rsp_len);
3296 }
3297
3298 if (fxio->u.fxiocb.flags & SRB_FXDISC_REQ_DWRD_VALID) {
3299 fx_iocb.dataword = fxio->u.fxiocb.req_data;
3300 }
3301 fx_iocb.flags = fxio->u.fxiocb.flags;
3302 } else {
3303 struct scatterlist *sg;
3304 bsg_job = sp->u.bsg_job;
3305 piocb_rqst = (struct qla_mt_iocb_rqst_fx00 *)
3306 &bsg_job->request->rqst_data.h_vendor.vendor_cmd[1];
3307
3308 fx_iocb.func_num = piocb_rqst->func_type;
3309 fx_iocb.adapid = piocb_rqst->adapid;
3310 fx_iocb.adapid_hi = piocb_rqst->adapid_hi;
3311 fx_iocb.reserved_0 = piocb_rqst->reserved_0;
3312 fx_iocb.reserved_1 = piocb_rqst->reserved_1;
3313 fx_iocb.dataword_extra = piocb_rqst->dataword_extra;
3314 fx_iocb.dataword = piocb_rqst->dataword;
3315 fx_iocb.req_xfrcnt = piocb_rqst->req_len;
3316 fx_iocb.rsp_xfrcnt = piocb_rqst->rsp_len;
3317
3318 if (piocb_rqst->flags & SRB_FXDISC_REQ_DMA_VALID) {
3319 int avail_dsds, tot_dsds;
3320 cont_a64_entry_t lcont_pkt;
3321 cont_a64_entry_t *cont_pkt = NULL;
3322 __le32 *cur_dsd;
3323 int index = 0, cont = 0;
3324
3325 fx_iocb.req_dsdcnt =
3326 cpu_to_le16(bsg_job->request_payload.sg_cnt);
3327 tot_dsds =
3328 bsg_job->request_payload.sg_cnt;
3329 cur_dsd = (__le32 *)&fx_iocb.dseg_rq_address[0];
3330 avail_dsds = 1;
3331 for_each_sg(bsg_job->request_payload.sg_list, sg,
3332 tot_dsds, index) {
3333 dma_addr_t sle_dma;
3334
3335 /* Allocate additional continuation packets? */
3336 if (avail_dsds == 0) {
3337 /*
3338 * Five DSDs are available in the Cont.
3339 * Type 1 IOCB.
3340 */
3341 memset(&lcont_pkt, 0,
3342 REQUEST_ENTRY_SIZE);
3343 cont_pkt =
3344 qlafx00_prep_cont_type1_iocb(
3345 sp->fcport->vha->req,
3346 &lcont_pkt);
3347 cur_dsd = (__le32 *)
3348 lcont_pkt.dseg_0_address;
3349 avail_dsds = 5;
3350 cont = 1;
3351 entry_cnt++;
3352 }
3353
3354 sle_dma = sg_dma_address(sg);
3355 *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
3356 *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
3357 *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
3358 avail_dsds--;
3359
3360 if (avail_dsds == 0 && cont == 1) {
3361 cont = 0;
3362 memcpy_toio(
3363 (void __iomem *)cont_pkt,
3364 &lcont_pkt, REQUEST_ENTRY_SIZE);
3365 ql_dump_buffer(
3366 ql_dbg_user + ql_dbg_verbose,
3367 sp->fcport->vha, 0x3042,
3368 (uint8_t *)&lcont_pkt,
3369 REQUEST_ENTRY_SIZE);
3370 }
3371 }
3372 if (avail_dsds != 0 && cont == 1) {
3373 memcpy_toio((void __iomem *)cont_pkt,
3374 &lcont_pkt, REQUEST_ENTRY_SIZE);
3375 ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
3376 sp->fcport->vha, 0x3043,
3377 (uint8_t *)&lcont_pkt, REQUEST_ENTRY_SIZE);
3378 }
3379 }
3380
3381 if (piocb_rqst->flags & SRB_FXDISC_RESP_DMA_VALID) {
3382 int avail_dsds, tot_dsds;
3383 cont_a64_entry_t lcont_pkt;
3384 cont_a64_entry_t *cont_pkt = NULL;
3385 __le32 *cur_dsd;
3386 int index = 0, cont = 0;
3387
3388 fx_iocb.rsp_dsdcnt =
3389 cpu_to_le16(bsg_job->reply_payload.sg_cnt);
3390 tot_dsds = bsg_job->reply_payload.sg_cnt;
3391 cur_dsd = (__le32 *)&fx_iocb.dseg_rsp_address[0];
3392 avail_dsds = 1;
3393
3394 for_each_sg(bsg_job->reply_payload.sg_list, sg,
3395 tot_dsds, index) {
3396 dma_addr_t sle_dma;
3397
3398 /* Allocate additional continuation packets? */
3399 if (avail_dsds == 0) {
3400 /*
3401 * Five DSDs are available in the Cont.
3402 * Type 1 IOCB.
3403 */
3404 memset(&lcont_pkt, 0,
3405 REQUEST_ENTRY_SIZE);
3406 cont_pkt =
3407 qlafx00_prep_cont_type1_iocb(
3408 sp->fcport->vha->req,
3409 &lcont_pkt);
3410 cur_dsd = (__le32 *)
3411 lcont_pkt.dseg_0_address;
3412 avail_dsds = 5;
3413 cont = 1;
3414 entry_cnt++;
3415 }
3416
3417 sle_dma = sg_dma_address(sg);
3418 *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
3419 *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
3420 *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
3421 avail_dsds--;
3422
3423 if (avail_dsds == 0 && cont == 1) {
3424 cont = 0;
3425 memcpy_toio((void __iomem *)cont_pkt,
3426 &lcont_pkt,
3427 REQUEST_ENTRY_SIZE);
3428 ql_dump_buffer(
3429 ql_dbg_user + ql_dbg_verbose,
3430 sp->fcport->vha, 0x3045,
3431 (uint8_t *)&lcont_pkt,
3432 REQUEST_ENTRY_SIZE);
3433 }
3434 }
3435 if (avail_dsds != 0 && cont == 1) {
3436 memcpy_toio((void __iomem *)cont_pkt,
3437 &lcont_pkt, REQUEST_ENTRY_SIZE);
3438 ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
3439 sp->fcport->vha, 0x3046,
3440 (uint8_t *)&lcont_pkt, REQUEST_ENTRY_SIZE);
3441 }
3442 }
3443
3444 if (piocb_rqst->flags & SRB_FXDISC_REQ_DWRD_VALID)
3445 fx_iocb.dataword = piocb_rqst->dataword;
3446 fx_iocb.flags = piocb_rqst->flags;
3447 fx_iocb.entry_count = entry_cnt;
3448 }
3449
3450 ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
3451 sp->fcport->vha, 0x3047,
3452 (uint8_t *)&fx_iocb, sizeof(struct fxdisc_entry_fx00));
3453
3454 memcpy_toio((void __iomem *)pfxiocb, &fx_iocb,
3455 sizeof(struct fxdisc_entry_fx00));
3456 wmb();
3457 }
Linux with added FPC-III support