1 // SPDX-License-Identifier: GPL-2.0
3 // Copyright (c) 2011 Samsung Electronics Co., Ltd.
4 // http://www.samsung.com
6 // Base Samsung platform device definitions
8 #include <linux/kernel.h>
9 #include <linux/types.h>
10 #include <linux/interrupt.h>
11 #include <linux/list.h>
12 #include <linux/timer.h>
13 #include <linux/init.h>
14 #include <linux/serial_core.h>
15 #include <linux/serial_s3c.h>
16 #include <linux/platform_device.h>
18 #include <linux/slab.h>
19 #include <linux/string.h>
20 #include <linux/dma-mapping.h>
22 #include <linux/gfp.h>
23 #include <linux/mtd/mtd.h>
24 #include <linux/mtd/onenand.h>
25 #include <linux/mtd/partitions.h>
26 #include <linux/mmc/host.h>
27 #include <linux/ioport.h>
28 #include <linux/sizes.h>
29 #include <linux/platform_data/s3c-hsudc.h>
30 #include <linux/platform_data/s3c-hsotg.h>
31 #include <linux/platform_data/dma-s3c24xx.h>
33 #include <linux/platform_data/media/s5p_hdmi.h>
36 #include <asm/mach/arch.h>
37 #include <asm/mach/map.h>
38 #include <asm/mach/irq.h>
41 #include <mach/irqs.h>
45 #include <plat/devs.h>
47 #include <linux/platform_data/ata-samsung_cf.h>
49 #include <plat/fb-s3c2410.h>
50 #include <linux/platform_data/hwmon-s3c.h>
51 #include <linux/platform_data/i2c-s3c2410.h>
52 #include <plat/keypad.h>
53 #include <linux/platform_data/mmc-s3cmci.h>
54 #include <linux/platform_data/mtd-nand-s3c2410.h>
55 #include <plat/pwm-core.h>
56 #include <plat/sdhci.h>
57 #include <linux/platform_data/touchscreen-s3c2410.h>
58 #include <linux/platform_data/usb-s3c2410_udc.h>
59 #include <linux/platform_data/usb-ohci-s3c2410.h>
60 #include <plat/usb-phy.h>
61 #include <plat/regs-spi.h>
62 #include <linux/platform_data/asoc-s3c.h>
63 #include <linux/platform_data/spi-s3c64xx.h>
65 #define samsung_device_dma_mask (*((u64[]) { DMA_BIT_MASK(32) }))
68 #ifdef CONFIG_CPU_S3C2440
69 static struct resource s3c_ac97_resource
[] = {
70 [0] = DEFINE_RES_MEM(S3C2440_PA_AC97
, S3C2440_SZ_AC97
),
71 [1] = DEFINE_RES_IRQ(IRQ_S3C244X_AC97
),
74 struct platform_device s3c_device_ac97
= {
75 .name
= "samsung-ac97",
77 .num_resources
= ARRAY_SIZE(s3c_ac97_resource
),
78 .resource
= s3c_ac97_resource
,
80 .dma_mask
= &samsung_device_dma_mask
,
81 .coherent_dma_mask
= DMA_BIT_MASK(32),
84 #endif /* CONFIG_CPU_S3C2440 */
88 #ifdef CONFIG_PLAT_S3C24XX
89 static struct resource s3c_adc_resource
[] = {
90 [0] = DEFINE_RES_MEM(S3C24XX_PA_ADC
, S3C24XX_SZ_ADC
),
91 [1] = DEFINE_RES_IRQ(IRQ_TC
),
92 [2] = DEFINE_RES_IRQ(IRQ_ADC
),
95 struct platform_device s3c_device_adc
= {
96 .name
= "s3c24xx-adc",
98 .num_resources
= ARRAY_SIZE(s3c_adc_resource
),
99 .resource
= s3c_adc_resource
,
101 #endif /* CONFIG_PLAT_S3C24XX */
103 #if defined(CONFIG_SAMSUNG_DEV_ADC)
104 static struct resource s3c_adc_resource
[] = {
105 [0] = DEFINE_RES_MEM(SAMSUNG_PA_ADC
, SZ_256
),
106 [1] = DEFINE_RES_IRQ(IRQ_ADC
),
107 [2] = DEFINE_RES_IRQ(IRQ_TC
),
110 struct platform_device s3c_device_adc
= {
111 .name
= "exynos-adc",
113 .num_resources
= ARRAY_SIZE(s3c_adc_resource
),
114 .resource
= s3c_adc_resource
,
116 #endif /* CONFIG_SAMSUNG_DEV_ADC */
118 /* Camif Controller */
120 #ifdef CONFIG_CPU_S3C2440
121 static struct resource s3c_camif_resource
[] = {
122 [0] = DEFINE_RES_MEM(S3C2440_PA_CAMIF
, S3C2440_SZ_CAMIF
),
123 [1] = DEFINE_RES_IRQ(IRQ_S3C2440_CAM_C
),
124 [2] = DEFINE_RES_IRQ(IRQ_S3C2440_CAM_P
),
127 struct platform_device s3c_device_camif
= {
128 .name
= "s3c2440-camif",
130 .num_resources
= ARRAY_SIZE(s3c_camif_resource
),
131 .resource
= s3c_camif_resource
,
133 .dma_mask
= &samsung_device_dma_mask
,
134 .coherent_dma_mask
= DMA_BIT_MASK(32),
137 #endif /* CONFIG_CPU_S3C2440 */
141 #ifdef CONFIG_S3C_DEV_FB
142 static struct resource s3c_fb_resource
[] = {
143 [0] = DEFINE_RES_MEM(S3C_PA_FB
, SZ_16K
),
144 [1] = DEFINE_RES_IRQ(IRQ_LCD_VSYNC
),
145 [2] = DEFINE_RES_IRQ(IRQ_LCD_FIFO
),
146 [3] = DEFINE_RES_IRQ(IRQ_LCD_SYSTEM
),
149 struct platform_device s3c_device_fb
= {
152 .num_resources
= ARRAY_SIZE(s3c_fb_resource
),
153 .resource
= s3c_fb_resource
,
155 .dma_mask
= &samsung_device_dma_mask
,
156 .coherent_dma_mask
= DMA_BIT_MASK(32),
160 void __init
s3c_fb_set_platdata(struct s3c_fb_platdata
*pd
)
162 s3c_set_platdata(pd
, sizeof(struct s3c_fb_platdata
),
165 #endif /* CONFIG_S3C_DEV_FB */
169 #ifdef CONFIG_S3C_DEV_HWMON
170 struct platform_device s3c_device_hwmon
= {
173 .dev
.parent
= &s3c_device_adc
.dev
,
176 void __init
s3c_hwmon_set_platdata(struct s3c_hwmon_pdata
*pd
)
178 s3c_set_platdata(pd
, sizeof(struct s3c_hwmon_pdata
),
181 #endif /* CONFIG_S3C_DEV_HWMON */
185 #ifdef CONFIG_S3C_DEV_HSMMC
186 static struct resource s3c_hsmmc_resource
[] = {
187 [0] = DEFINE_RES_MEM(S3C_PA_HSMMC0
, SZ_4K
),
188 [1] = DEFINE_RES_IRQ(IRQ_HSMMC0
),
191 struct s3c_sdhci_platdata s3c_hsmmc0_def_platdata
= {
193 .host_caps
= (MMC_CAP_4_BIT_DATA
|
194 MMC_CAP_MMC_HIGHSPEED
| MMC_CAP_SD_HIGHSPEED
),
197 struct platform_device s3c_device_hsmmc0
= {
200 .num_resources
= ARRAY_SIZE(s3c_hsmmc_resource
),
201 .resource
= s3c_hsmmc_resource
,
203 .dma_mask
= &samsung_device_dma_mask
,
204 .coherent_dma_mask
= DMA_BIT_MASK(32),
205 .platform_data
= &s3c_hsmmc0_def_platdata
,
209 void s3c_sdhci0_set_platdata(struct s3c_sdhci_platdata
*pd
)
211 s3c_sdhci_set_platdata(pd
, &s3c_hsmmc0_def_platdata
);
213 #endif /* CONFIG_S3C_DEV_HSMMC */
215 #ifdef CONFIG_S3C_DEV_HSMMC1
216 static struct resource s3c_hsmmc1_resource
[] = {
217 [0] = DEFINE_RES_MEM(S3C_PA_HSMMC1
, SZ_4K
),
218 [1] = DEFINE_RES_IRQ(IRQ_HSMMC1
),
221 struct s3c_sdhci_platdata s3c_hsmmc1_def_platdata
= {
223 .host_caps
= (MMC_CAP_4_BIT_DATA
|
224 MMC_CAP_MMC_HIGHSPEED
| MMC_CAP_SD_HIGHSPEED
),
227 struct platform_device s3c_device_hsmmc1
= {
230 .num_resources
= ARRAY_SIZE(s3c_hsmmc1_resource
),
231 .resource
= s3c_hsmmc1_resource
,
233 .dma_mask
= &samsung_device_dma_mask
,
234 .coherent_dma_mask
= DMA_BIT_MASK(32),
235 .platform_data
= &s3c_hsmmc1_def_platdata
,
239 void s3c_sdhci1_set_platdata(struct s3c_sdhci_platdata
*pd
)
241 s3c_sdhci_set_platdata(pd
, &s3c_hsmmc1_def_platdata
);
243 #endif /* CONFIG_S3C_DEV_HSMMC1 */
247 #ifdef CONFIG_S3C_DEV_HSMMC2
248 static struct resource s3c_hsmmc2_resource
[] = {
249 [0] = DEFINE_RES_MEM(S3C_PA_HSMMC2
, SZ_4K
),
250 [1] = DEFINE_RES_IRQ(IRQ_HSMMC2
),
253 struct s3c_sdhci_platdata s3c_hsmmc2_def_platdata
= {
255 .host_caps
= (MMC_CAP_4_BIT_DATA
|
256 MMC_CAP_MMC_HIGHSPEED
| MMC_CAP_SD_HIGHSPEED
),
259 struct platform_device s3c_device_hsmmc2
= {
262 .num_resources
= ARRAY_SIZE(s3c_hsmmc2_resource
),
263 .resource
= s3c_hsmmc2_resource
,
265 .dma_mask
= &samsung_device_dma_mask
,
266 .coherent_dma_mask
= DMA_BIT_MASK(32),
267 .platform_data
= &s3c_hsmmc2_def_platdata
,
271 void s3c_sdhci2_set_platdata(struct s3c_sdhci_platdata
*pd
)
273 s3c_sdhci_set_platdata(pd
, &s3c_hsmmc2_def_platdata
);
275 #endif /* CONFIG_S3C_DEV_HSMMC2 */
277 #ifdef CONFIG_S3C_DEV_HSMMC3
278 static struct resource s3c_hsmmc3_resource
[] = {
279 [0] = DEFINE_RES_MEM(S3C_PA_HSMMC3
, SZ_4K
),
280 [1] = DEFINE_RES_IRQ(IRQ_HSMMC3
),
283 struct s3c_sdhci_platdata s3c_hsmmc3_def_platdata
= {
285 .host_caps
= (MMC_CAP_4_BIT_DATA
|
286 MMC_CAP_MMC_HIGHSPEED
| MMC_CAP_SD_HIGHSPEED
),
289 struct platform_device s3c_device_hsmmc3
= {
292 .num_resources
= ARRAY_SIZE(s3c_hsmmc3_resource
),
293 .resource
= s3c_hsmmc3_resource
,
295 .dma_mask
= &samsung_device_dma_mask
,
296 .coherent_dma_mask
= DMA_BIT_MASK(32),
297 .platform_data
= &s3c_hsmmc3_def_platdata
,
301 void s3c_sdhci3_set_platdata(struct s3c_sdhci_platdata
*pd
)
303 s3c_sdhci_set_platdata(pd
, &s3c_hsmmc3_def_platdata
);
305 #endif /* CONFIG_S3C_DEV_HSMMC3 */
309 static struct resource s3c_i2c0_resource
[] = {
310 [0] = DEFINE_RES_MEM(S3C_PA_IIC
, SZ_4K
),
311 [1] = DEFINE_RES_IRQ(IRQ_IIC
),
314 struct platform_device s3c_device_i2c0
= {
315 .name
= "s3c2410-i2c",
317 .num_resources
= ARRAY_SIZE(s3c_i2c0_resource
),
318 .resource
= s3c_i2c0_resource
,
321 struct s3c2410_platform_i2c default_i2c_data __initdata
= {
324 .frequency
= 100*1000,
328 void __init
s3c_i2c0_set_platdata(struct s3c2410_platform_i2c
*pd
)
330 struct s3c2410_platform_i2c
*npd
;
333 pd
= &default_i2c_data
;
337 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c0
);
340 npd
->cfg_gpio
= s3c_i2c0_cfg_gpio
;
343 #ifdef CONFIG_S3C_DEV_I2C1
344 static struct resource s3c_i2c1_resource
[] = {
345 [0] = DEFINE_RES_MEM(S3C_PA_IIC1
, SZ_4K
),
346 [1] = DEFINE_RES_IRQ(IRQ_IIC1
),
349 struct platform_device s3c_device_i2c1
= {
350 .name
= "s3c2410-i2c",
352 .num_resources
= ARRAY_SIZE(s3c_i2c1_resource
),
353 .resource
= s3c_i2c1_resource
,
356 void __init
s3c_i2c1_set_platdata(struct s3c2410_platform_i2c
*pd
)
358 struct s3c2410_platform_i2c
*npd
;
361 pd
= &default_i2c_data
;
365 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c1
);
368 npd
->cfg_gpio
= s3c_i2c1_cfg_gpio
;
370 #endif /* CONFIG_S3C_DEV_I2C1 */
372 #ifdef CONFIG_S3C_DEV_I2C2
373 static struct resource s3c_i2c2_resource
[] = {
374 [0] = DEFINE_RES_MEM(S3C_PA_IIC2
, SZ_4K
),
375 [1] = DEFINE_RES_IRQ(IRQ_IIC2
),
378 struct platform_device s3c_device_i2c2
= {
379 .name
= "s3c2410-i2c",
381 .num_resources
= ARRAY_SIZE(s3c_i2c2_resource
),
382 .resource
= s3c_i2c2_resource
,
385 void __init
s3c_i2c2_set_platdata(struct s3c2410_platform_i2c
*pd
)
387 struct s3c2410_platform_i2c
*npd
;
390 pd
= &default_i2c_data
;
394 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c2
);
397 npd
->cfg_gpio
= s3c_i2c2_cfg_gpio
;
399 #endif /* CONFIG_S3C_DEV_I2C2 */
401 #ifdef CONFIG_S3C_DEV_I2C3
402 static struct resource s3c_i2c3_resource
[] = {
403 [0] = DEFINE_RES_MEM(S3C_PA_IIC3
, SZ_4K
),
404 [1] = DEFINE_RES_IRQ(IRQ_IIC3
),
407 struct platform_device s3c_device_i2c3
= {
408 .name
= "s3c2440-i2c",
410 .num_resources
= ARRAY_SIZE(s3c_i2c3_resource
),
411 .resource
= s3c_i2c3_resource
,
414 void __init
s3c_i2c3_set_platdata(struct s3c2410_platform_i2c
*pd
)
416 struct s3c2410_platform_i2c
*npd
;
419 pd
= &default_i2c_data
;
423 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c3
);
426 npd
->cfg_gpio
= s3c_i2c3_cfg_gpio
;
428 #endif /*CONFIG_S3C_DEV_I2C3 */
430 #ifdef CONFIG_S3C_DEV_I2C4
431 static struct resource s3c_i2c4_resource
[] = {
432 [0] = DEFINE_RES_MEM(S3C_PA_IIC4
, SZ_4K
),
433 [1] = DEFINE_RES_IRQ(IRQ_IIC4
),
436 struct platform_device s3c_device_i2c4
= {
437 .name
= "s3c2440-i2c",
439 .num_resources
= ARRAY_SIZE(s3c_i2c4_resource
),
440 .resource
= s3c_i2c4_resource
,
443 void __init
s3c_i2c4_set_platdata(struct s3c2410_platform_i2c
*pd
)
445 struct s3c2410_platform_i2c
*npd
;
448 pd
= &default_i2c_data
;
452 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c4
);
455 npd
->cfg_gpio
= s3c_i2c4_cfg_gpio
;
457 #endif /*CONFIG_S3C_DEV_I2C4 */
459 #ifdef CONFIG_S3C_DEV_I2C5
460 static struct resource s3c_i2c5_resource
[] = {
461 [0] = DEFINE_RES_MEM(S3C_PA_IIC5
, SZ_4K
),
462 [1] = DEFINE_RES_IRQ(IRQ_IIC5
),
465 struct platform_device s3c_device_i2c5
= {
466 .name
= "s3c2440-i2c",
468 .num_resources
= ARRAY_SIZE(s3c_i2c5_resource
),
469 .resource
= s3c_i2c5_resource
,
472 void __init
s3c_i2c5_set_platdata(struct s3c2410_platform_i2c
*pd
)
474 struct s3c2410_platform_i2c
*npd
;
477 pd
= &default_i2c_data
;
481 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c5
);
484 npd
->cfg_gpio
= s3c_i2c5_cfg_gpio
;
486 #endif /*CONFIG_S3C_DEV_I2C5 */
488 #ifdef CONFIG_S3C_DEV_I2C6
489 static struct resource s3c_i2c6_resource
[] = {
490 [0] = DEFINE_RES_MEM(S3C_PA_IIC6
, SZ_4K
),
491 [1] = DEFINE_RES_IRQ(IRQ_IIC6
),
494 struct platform_device s3c_device_i2c6
= {
495 .name
= "s3c2440-i2c",
497 .num_resources
= ARRAY_SIZE(s3c_i2c6_resource
),
498 .resource
= s3c_i2c6_resource
,
501 void __init
s3c_i2c6_set_platdata(struct s3c2410_platform_i2c
*pd
)
503 struct s3c2410_platform_i2c
*npd
;
506 pd
= &default_i2c_data
;
510 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c6
);
513 npd
->cfg_gpio
= s3c_i2c6_cfg_gpio
;
515 #endif /* CONFIG_S3C_DEV_I2C6 */
517 #ifdef CONFIG_S3C_DEV_I2C7
518 static struct resource s3c_i2c7_resource
[] = {
519 [0] = DEFINE_RES_MEM(S3C_PA_IIC7
, SZ_4K
),
520 [1] = DEFINE_RES_IRQ(IRQ_IIC7
),
523 struct platform_device s3c_device_i2c7
= {
524 .name
= "s3c2440-i2c",
526 .num_resources
= ARRAY_SIZE(s3c_i2c7_resource
),
527 .resource
= s3c_i2c7_resource
,
530 void __init
s3c_i2c7_set_platdata(struct s3c2410_platform_i2c
*pd
)
532 struct s3c2410_platform_i2c
*npd
;
535 pd
= &default_i2c_data
;
539 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_i2c7
);
542 npd
->cfg_gpio
= s3c_i2c7_cfg_gpio
;
544 #endif /* CONFIG_S3C_DEV_I2C7 */
548 #ifdef CONFIG_PLAT_S3C24XX
549 static struct resource s3c_iis_resource
[] = {
550 [0] = DEFINE_RES_MEM(S3C24XX_PA_IIS
, S3C24XX_SZ_IIS
),
553 struct platform_device s3c_device_iis
= {
554 .name
= "s3c24xx-iis",
556 .num_resources
= ARRAY_SIZE(s3c_iis_resource
),
557 .resource
= s3c_iis_resource
,
559 .dma_mask
= &samsung_device_dma_mask
,
560 .coherent_dma_mask
= DMA_BIT_MASK(32),
563 #endif /* CONFIG_PLAT_S3C24XX */
567 #ifdef CONFIG_SAMSUNG_DEV_IDE
568 static struct resource s3c_cfcon_resource
[] = {
569 [0] = DEFINE_RES_MEM(SAMSUNG_PA_CFCON
, SZ_16K
),
570 [1] = DEFINE_RES_IRQ(IRQ_CFCON
),
573 struct platform_device s3c_device_cfcon
= {
575 .num_resources
= ARRAY_SIZE(s3c_cfcon_resource
),
576 .resource
= s3c_cfcon_resource
,
579 void __init
s3c_ide_set_platdata(struct s3c_ide_platdata
*pdata
)
581 s3c_set_platdata(pdata
, sizeof(struct s3c_ide_platdata
),
584 #endif /* CONFIG_SAMSUNG_DEV_IDE */
588 #ifdef CONFIG_SAMSUNG_DEV_KEYPAD
589 static struct resource samsung_keypad_resources
[] = {
590 [0] = DEFINE_RES_MEM(SAMSUNG_PA_KEYPAD
, SZ_32
),
591 [1] = DEFINE_RES_IRQ(IRQ_KEYPAD
),
594 struct platform_device samsung_device_keypad
= {
595 .name
= "samsung-keypad",
597 .num_resources
= ARRAY_SIZE(samsung_keypad_resources
),
598 .resource
= samsung_keypad_resources
,
601 void __init
samsung_keypad_set_platdata(struct samsung_keypad_platdata
*pd
)
603 struct samsung_keypad_platdata
*npd
;
605 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &samsung_device_keypad
);
608 npd
->cfg_gpio
= samsung_keypad_cfg_gpio
;
610 #endif /* CONFIG_SAMSUNG_DEV_KEYPAD */
614 #ifdef CONFIG_PLAT_S3C24XX
615 static struct resource s3c_lcd_resource
[] = {
616 [0] = DEFINE_RES_MEM(S3C24XX_PA_LCD
, S3C24XX_SZ_LCD
),
617 [1] = DEFINE_RES_IRQ(IRQ_LCD
),
620 struct platform_device s3c_device_lcd
= {
621 .name
= "s3c2410-lcd",
623 .num_resources
= ARRAY_SIZE(s3c_lcd_resource
),
624 .resource
= s3c_lcd_resource
,
626 .dma_mask
= &samsung_device_dma_mask
,
627 .coherent_dma_mask
= DMA_BIT_MASK(32),
631 void __init
s3c24xx_fb_set_platdata(struct s3c2410fb_mach_info
*pd
)
633 struct s3c2410fb_mach_info
*npd
;
635 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_lcd
);
637 npd
->displays
= kmemdup(pd
->displays
,
638 sizeof(struct s3c2410fb_display
) * npd
->num_displays
,
641 printk(KERN_ERR
"no memory for LCD display data\n");
643 printk(KERN_ERR
"no memory for LCD platform data\n");
646 #endif /* CONFIG_PLAT_S3C24XX */
650 #ifdef CONFIG_S3C_DEV_NAND
651 static struct resource s3c_nand_resource
[] = {
652 [0] = DEFINE_RES_MEM(S3C_PA_NAND
, SZ_1M
),
655 struct platform_device s3c_device_nand
= {
656 .name
= "s3c2410-nand",
658 .num_resources
= ARRAY_SIZE(s3c_nand_resource
),
659 .resource
= s3c_nand_resource
,
663 * s3c_nand_copy_set() - copy nand set data
664 * @set: The new structure, directly copied from the old.
666 * Copy all the fields from the NAND set field from what is probably __initdata
667 * to new kernel memory. The code returns 0 if the copy happened correctly or
668 * an error code for the calling function to display.
670 * Note, we currently do not try and look to see if we've already copied the
671 * data in a previous set.
673 static int __init
s3c_nand_copy_set(struct s3c2410_nand_set
*set
)
678 size
= sizeof(struct mtd_partition
) * set
->nr_partitions
;
680 ptr
= kmemdup(set
->partitions
, size
, GFP_KERNEL
);
681 set
->partitions
= ptr
;
687 if (set
->nr_map
&& set
->nr_chips
) {
688 size
= sizeof(int) * set
->nr_chips
;
689 ptr
= kmemdup(set
->nr_map
, size
, GFP_KERNEL
);
699 void __init
s3c_nand_set_platdata(struct s3c2410_platform_nand
*nand
)
701 struct s3c2410_platform_nand
*npd
;
705 /* note, if we get a failure in allocation, we simply drop out of the
706 * function. If there is so little memory available at initialisation
707 * time then there is little chance the system is going to run.
710 npd
= s3c_set_platdata(nand
, sizeof(*npd
), &s3c_device_nand
);
714 /* now see if we need to copy any of the nand set data */
716 size
= sizeof(struct s3c2410_nand_set
) * npd
->nr_sets
;
718 struct s3c2410_nand_set
*from
= npd
->sets
;
719 struct s3c2410_nand_set
*to
;
722 to
= kmemdup(from
, size
, GFP_KERNEL
);
723 npd
->sets
= to
; /* set, even if we failed */
726 printk(KERN_ERR
"%s: no memory for sets\n", __func__
);
730 for (i
= 0; i
< npd
->nr_sets
; i
++) {
731 ret
= s3c_nand_copy_set(to
);
733 printk(KERN_ERR
"%s: failed to copy set %d\n",
741 #endif /* CONFIG_S3C_DEV_NAND */
745 #ifdef CONFIG_S3C_DEV_ONENAND
746 static struct resource s3c_onenand_resources
[] = {
747 [0] = DEFINE_RES_MEM(S3C_PA_ONENAND
, SZ_1K
),
748 [1] = DEFINE_RES_MEM(S3C_PA_ONENAND_BUF
, S3C_SZ_ONENAND_BUF
),
749 [2] = DEFINE_RES_IRQ(IRQ_ONENAND
),
752 struct platform_device s3c_device_onenand
= {
753 .name
= "samsung-onenand",
755 .num_resources
= ARRAY_SIZE(s3c_onenand_resources
),
756 .resource
= s3c_onenand_resources
,
758 #endif /* CONFIG_S3C_DEV_ONENAND */
760 #ifdef CONFIG_S3C64XX_DEV_ONENAND1
761 static struct resource s3c64xx_onenand1_resources
[] = {
762 [0] = DEFINE_RES_MEM(S3C64XX_PA_ONENAND1
, SZ_1K
),
763 [1] = DEFINE_RES_MEM(S3C64XX_PA_ONENAND1_BUF
, S3C64XX_SZ_ONENAND1_BUF
),
764 [2] = DEFINE_RES_IRQ(IRQ_ONENAND1
),
767 struct platform_device s3c64xx_device_onenand1
= {
768 .name
= "samsung-onenand",
770 .num_resources
= ARRAY_SIZE(s3c64xx_onenand1_resources
),
771 .resource
= s3c64xx_onenand1_resources
,
774 void __init
s3c64xx_onenand1_set_platdata(struct onenand_platform_data
*pdata
)
776 s3c_set_platdata(pdata
, sizeof(struct onenand_platform_data
),
777 &s3c64xx_device_onenand1
);
779 #endif /* CONFIG_S3C64XX_DEV_ONENAND1 */
783 #ifdef CONFIG_SAMSUNG_DEV_PWM
784 static struct resource samsung_pwm_resource
[] = {
785 DEFINE_RES_MEM(SAMSUNG_PA_TIMER
, SZ_4K
),
788 struct platform_device samsung_device_pwm
= {
789 .name
= "samsung-pwm",
791 .num_resources
= ARRAY_SIZE(samsung_pwm_resource
),
792 .resource
= samsung_pwm_resource
,
795 void __init
samsung_pwm_set_platdata(struct samsung_pwm_variant
*pd
)
797 samsung_device_pwm
.dev
.platform_data
= pd
;
799 #endif /* CONFIG_SAMSUNG_DEV_PWM */
803 #ifdef CONFIG_PLAT_S3C24XX
804 static struct resource s3c_rtc_resource
[] = {
805 [0] = DEFINE_RES_MEM(S3C24XX_PA_RTC
, SZ_256
),
806 [1] = DEFINE_RES_IRQ(IRQ_RTC
),
807 [2] = DEFINE_RES_IRQ(IRQ_TICK
),
810 struct platform_device s3c_device_rtc
= {
811 .name
= "s3c2410-rtc",
813 .num_resources
= ARRAY_SIZE(s3c_rtc_resource
),
814 .resource
= s3c_rtc_resource
,
816 #endif /* CONFIG_PLAT_S3C24XX */
818 #ifdef CONFIG_S3C_DEV_RTC
819 static struct resource s3c_rtc_resource
[] = {
820 [0] = DEFINE_RES_MEM(S3C_PA_RTC
, SZ_256
),
821 [1] = DEFINE_RES_IRQ(IRQ_RTC_ALARM
),
822 [2] = DEFINE_RES_IRQ(IRQ_RTC_TIC
),
825 struct platform_device s3c_device_rtc
= {
826 .name
= "s3c64xx-rtc",
828 .num_resources
= ARRAY_SIZE(s3c_rtc_resource
),
829 .resource
= s3c_rtc_resource
,
831 #endif /* CONFIG_S3C_DEV_RTC */
835 #ifdef CONFIG_PLAT_S3C24XX
836 static struct resource s3c_sdi_resource
[] = {
837 [0] = DEFINE_RES_MEM(S3C24XX_PA_SDI
, S3C24XX_SZ_SDI
),
838 [1] = DEFINE_RES_IRQ(IRQ_SDI
),
841 struct platform_device s3c_device_sdi
= {
842 .name
= "s3c2410-sdi",
844 .num_resources
= ARRAY_SIZE(s3c_sdi_resource
),
845 .resource
= s3c_sdi_resource
,
848 void __init
s3c24xx_mci_set_platdata(struct s3c24xx_mci_pdata
*pdata
)
850 s3c_set_platdata(pdata
, sizeof(struct s3c24xx_mci_pdata
),
853 #endif /* CONFIG_PLAT_S3C24XX */
857 #ifdef CONFIG_PLAT_S3C24XX
858 static struct resource s3c_spi0_resource
[] = {
859 [0] = DEFINE_RES_MEM(S3C24XX_PA_SPI
, SZ_32
),
860 [1] = DEFINE_RES_IRQ(IRQ_SPI0
),
863 struct platform_device s3c_device_spi0
= {
864 .name
= "s3c2410-spi",
866 .num_resources
= ARRAY_SIZE(s3c_spi0_resource
),
867 .resource
= s3c_spi0_resource
,
869 .dma_mask
= &samsung_device_dma_mask
,
870 .coherent_dma_mask
= DMA_BIT_MASK(32),
874 static struct resource s3c_spi1_resource
[] = {
875 [0] = DEFINE_RES_MEM(S3C24XX_PA_SPI1
, SZ_32
),
876 [1] = DEFINE_RES_IRQ(IRQ_SPI1
),
879 struct platform_device s3c_device_spi1
= {
880 .name
= "s3c2410-spi",
882 .num_resources
= ARRAY_SIZE(s3c_spi1_resource
),
883 .resource
= s3c_spi1_resource
,
885 .dma_mask
= &samsung_device_dma_mask
,
886 .coherent_dma_mask
= DMA_BIT_MASK(32),
889 #endif /* CONFIG_PLAT_S3C24XX */
893 #ifdef CONFIG_PLAT_S3C24XX
894 static struct resource s3c_ts_resource
[] = {
895 [0] = DEFINE_RES_MEM(S3C24XX_PA_ADC
, S3C24XX_SZ_ADC
),
896 [1] = DEFINE_RES_IRQ(IRQ_TC
),
899 struct platform_device s3c_device_ts
= {
900 .name
= "s3c2410-ts",
902 .dev
.parent
= &s3c_device_adc
.dev
,
903 .num_resources
= ARRAY_SIZE(s3c_ts_resource
),
904 .resource
= s3c_ts_resource
,
907 void __init
s3c24xx_ts_set_platdata(struct s3c2410_ts_mach_info
*hard_s3c2410ts_info
)
909 s3c_set_platdata(hard_s3c2410ts_info
,
910 sizeof(struct s3c2410_ts_mach_info
), &s3c_device_ts
);
912 #endif /* CONFIG_PLAT_S3C24XX */
914 #ifdef CONFIG_SAMSUNG_DEV_TS
915 static struct s3c2410_ts_mach_info default_ts_data __initdata
= {
918 .oversampling_shift
= 2,
921 void __init
s3c64xx_ts_set_platdata(struct s3c2410_ts_mach_info
*pd
)
924 pd
= &default_ts_data
;
926 s3c_set_platdata(pd
, sizeof(struct s3c2410_ts_mach_info
),
929 #endif /* CONFIG_SAMSUNG_DEV_TS */
933 #ifdef CONFIG_S3C_DEV_USB_HOST
934 static struct resource s3c_usb_resource
[] = {
935 [0] = DEFINE_RES_MEM(S3C_PA_USBHOST
, SZ_256
),
936 [1] = DEFINE_RES_IRQ(IRQ_USBH
),
939 struct platform_device s3c_device_ohci
= {
940 .name
= "s3c2410-ohci",
942 .num_resources
= ARRAY_SIZE(s3c_usb_resource
),
943 .resource
= s3c_usb_resource
,
945 .dma_mask
= &samsung_device_dma_mask
,
946 .coherent_dma_mask
= DMA_BIT_MASK(32),
951 * s3c_ohci_set_platdata - initialise OHCI device platform data
952 * @info: The platform data.
954 * This call copies the @info passed in and sets the device .platform_data
955 * field to that copy. The @info is copied so that the original can be marked
959 void __init
s3c_ohci_set_platdata(struct s3c2410_hcd_info
*info
)
961 s3c_set_platdata(info
, sizeof(struct s3c2410_hcd_info
),
964 #endif /* CONFIG_S3C_DEV_USB_HOST */
966 /* USB Device (Gadget) */
968 #ifdef CONFIG_PLAT_S3C24XX
969 static struct resource s3c_usbgadget_resource
[] = {
970 [0] = DEFINE_RES_MEM(S3C24XX_PA_USBDEV
, S3C24XX_SZ_USBDEV
),
971 [1] = DEFINE_RES_IRQ(IRQ_USBD
),
974 struct platform_device s3c_device_usbgadget
= {
975 .name
= "s3c2410-usbgadget",
977 .num_resources
= ARRAY_SIZE(s3c_usbgadget_resource
),
978 .resource
= s3c_usbgadget_resource
,
981 void __init
s3c24xx_udc_set_platdata(struct s3c2410_udc_mach_info
*pd
)
983 s3c_set_platdata(pd
, sizeof(*pd
), &s3c_device_usbgadget
);
985 #endif /* CONFIG_PLAT_S3C24XX */
989 #ifdef CONFIG_S3C_DEV_USB_HSOTG
990 static struct resource s3c_usb_hsotg_resources
[] = {
991 [0] = DEFINE_RES_MEM(S3C_PA_USB_HSOTG
, SZ_128K
),
992 [1] = DEFINE_RES_IRQ(IRQ_OTG
),
995 struct platform_device s3c_device_usb_hsotg
= {
998 .num_resources
= ARRAY_SIZE(s3c_usb_hsotg_resources
),
999 .resource
= s3c_usb_hsotg_resources
,
1001 .dma_mask
= &samsung_device_dma_mask
,
1002 .coherent_dma_mask
= DMA_BIT_MASK(32),
1006 void __init
dwc2_hsotg_set_platdata(struct dwc2_hsotg_plat
*pd
)
1008 struct dwc2_hsotg_plat
*npd
;
1010 npd
= s3c_set_platdata(pd
, sizeof(*npd
), &s3c_device_usb_hsotg
);
1013 npd
->phy_init
= s3c_usb_phy_init
;
1015 npd
->phy_exit
= s3c_usb_phy_exit
;
1017 #endif /* CONFIG_S3C_DEV_USB_HSOTG */
1019 /* USB High Spped 2.0 Device (Gadget) */
1021 #ifdef CONFIG_PLAT_S3C24XX
1022 static struct resource s3c_hsudc_resource
[] = {
1023 [0] = DEFINE_RES_MEM(S3C2416_PA_HSUDC
, S3C2416_SZ_HSUDC
),
1024 [1] = DEFINE_RES_IRQ(IRQ_USBD
),
1027 struct platform_device s3c_device_usb_hsudc
= {
1028 .name
= "s3c-hsudc",
1030 .num_resources
= ARRAY_SIZE(s3c_hsudc_resource
),
1031 .resource
= s3c_hsudc_resource
,
1033 .dma_mask
= &samsung_device_dma_mask
,
1034 .coherent_dma_mask
= DMA_BIT_MASK(32),
1038 void __init
s3c24xx_hsudc_set_platdata(struct s3c24xx_hsudc_platdata
*pd
)
1040 s3c_set_platdata(pd
, sizeof(*pd
), &s3c_device_usb_hsudc
);
1042 #endif /* CONFIG_PLAT_S3C24XX */
1046 #ifdef CONFIG_S3C_DEV_WDT
1047 static struct resource s3c_wdt_resource
[] = {
1048 [0] = DEFINE_RES_MEM(S3C_PA_WDT
, SZ_1K
),
1049 [1] = DEFINE_RES_IRQ(IRQ_WDT
),
1052 struct platform_device s3c_device_wdt
= {
1053 .name
= "s3c2410-wdt",
1055 .num_resources
= ARRAY_SIZE(s3c_wdt_resource
),
1056 .resource
= s3c_wdt_resource
,
1058 #endif /* CONFIG_S3C_DEV_WDT */
1060 #ifdef CONFIG_S3C64XX_DEV_SPI0
1061 static struct resource s3c64xx_spi0_resource
[] = {
1062 [0] = DEFINE_RES_MEM(S3C_PA_SPI0
, SZ_256
),
1063 [1] = DEFINE_RES_IRQ(IRQ_SPI0
),
1066 struct platform_device s3c64xx_device_spi0
= {
1067 .name
= "s3c6410-spi",
1069 .num_resources
= ARRAY_SIZE(s3c64xx_spi0_resource
),
1070 .resource
= s3c64xx_spi0_resource
,
1072 .dma_mask
= &samsung_device_dma_mask
,
1073 .coherent_dma_mask
= DMA_BIT_MASK(32),
1077 void __init
s3c64xx_spi0_set_platdata(int (*cfg_gpio
)(void), int src_clk_nr
,
1080 struct s3c64xx_spi_info pd
;
1082 /* Reject invalid configuration */
1083 if (!num_cs
|| src_clk_nr
< 0) {
1084 pr_err("%s: Invalid SPI configuration\n", __func__
);
1089 pd
.src_clk_nr
= src_clk_nr
;
1090 pd
.cfg_gpio
= (cfg_gpio
) ? cfg_gpio
: s3c64xx_spi0_cfg_gpio
;
1092 s3c_set_platdata(&pd
, sizeof(pd
), &s3c64xx_device_spi0
);
1094 #endif /* CONFIG_S3C64XX_DEV_SPI0 */
1096 #ifdef CONFIG_S3C64XX_DEV_SPI1
1097 static struct resource s3c64xx_spi1_resource
[] = {
1098 [0] = DEFINE_RES_MEM(S3C_PA_SPI1
, SZ_256
),
1099 [1] = DEFINE_RES_IRQ(IRQ_SPI1
),
1102 struct platform_device s3c64xx_device_spi1
= {
1103 .name
= "s3c6410-spi",
1105 .num_resources
= ARRAY_SIZE(s3c64xx_spi1_resource
),
1106 .resource
= s3c64xx_spi1_resource
,
1108 .dma_mask
= &samsung_device_dma_mask
,
1109 .coherent_dma_mask
= DMA_BIT_MASK(32),
1113 void __init
s3c64xx_spi1_set_platdata(int (*cfg_gpio
)(void), int src_clk_nr
,
1116 struct s3c64xx_spi_info pd
;
1118 /* Reject invalid configuration */
1119 if (!num_cs
|| src_clk_nr
< 0) {
1120 pr_err("%s: Invalid SPI configuration\n", __func__
);
1125 pd
.src_clk_nr
= src_clk_nr
;
1126 pd
.cfg_gpio
= (cfg_gpio
) ? cfg_gpio
: s3c64xx_spi1_cfg_gpio
;
1128 s3c_set_platdata(&pd
, sizeof(pd
), &s3c64xx_device_spi1
);
1130 #endif /* CONFIG_S3C64XX_DEV_SPI1 */
1132 #ifdef CONFIG_S3C64XX_DEV_SPI2
1133 static struct resource s3c64xx_spi2_resource
[] = {
1134 [0] = DEFINE_RES_MEM(S3C_PA_SPI2
, SZ_256
),
1135 [1] = DEFINE_RES_IRQ(IRQ_SPI2
),
1138 struct platform_device s3c64xx_device_spi2
= {
1139 .name
= "s3c6410-spi",
1141 .num_resources
= ARRAY_SIZE(s3c64xx_spi2_resource
),
1142 .resource
= s3c64xx_spi2_resource
,
1144 .dma_mask
= &samsung_device_dma_mask
,
1145 .coherent_dma_mask
= DMA_BIT_MASK(32),
1149 void __init
s3c64xx_spi2_set_platdata(int (*cfg_gpio
)(void), int src_clk_nr
,
1152 struct s3c64xx_spi_info pd
;
1154 /* Reject invalid configuration */
1155 if (!num_cs
|| src_clk_nr
< 0) {
1156 pr_err("%s: Invalid SPI configuration\n", __func__
);
1161 pd
.src_clk_nr
= src_clk_nr
;
1162 pd
.cfg_gpio
= (cfg_gpio
) ? cfg_gpio
: s3c64xx_spi2_cfg_gpio
;
1164 s3c_set_platdata(&pd
, sizeof(pd
), &s3c64xx_device_spi2
);
1166 #endif /* CONFIG_S3C64XX_DEV_SPI2 */