?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'regmap-fix-v5.11-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git...
[linux/fpc-iii.git] / drivers / gpio / gpio-mvebu.c
blob672681a976f50ee08d593ee5db71d8b5c64f8766
1 /*
2 * GPIO driver for Marvell SoCs
3 *
4 * Copyright (C) 2012 Marvell
5 *
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 * Andrew Lunn <andrew@lunn.ch>
8 * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
9 *
10 * This file is licensed under the terms of the GNU General Public
11 * License version 2. This program is licensed "as is" without any
12 * warranty of any kind, whether express or implied.
13 *
14 * This driver is a fairly straightforward GPIO driver for the
15 * complete family of Marvell EBU SoC platforms (Orion, Dove,
16 * Kirkwood, Discovery, Armada 370/XP). The only complexity of this
17 * driver is the different register layout that exists between the
18 * non-SMP platforms (Orion, Dove, Kirkwood, Armada 370) and the SMP
19 * platforms (MV78200 from the Discovery family and the Armada
20 * XP). Therefore, this driver handles three variants of the GPIO
21 * block:
22 * - the basic variant, called "orion-gpio", with the simplest
23 * register set. Used on Orion, Dove, Kirkwoord, Armada 370 and
24 * non-SMP Discovery systems
25 * - the mv78200 variant for MV78200 Discovery systems. This variant
26 * turns the edge mask and level mask registers into CPU0 edge
27 * mask/level mask registers, and adds CPU1 edge mask/level mask
28 * registers.
29 * - the armadaxp variant for Armada XP systems. This variant keeps
30 * the normal cause/edge mask/level mask registers when the global
31 * interrupts are used, but adds per-CPU cause/edge mask/level mask
32 * registers n a separate memory area for the per-CPU GPIO
33 * interrupts.
34 */
35
36 #include <linux/bitops.h>
37 #include <linux/clk.h>
38 #include <linux/err.h>
39 #include <linux/gpio/driver.h>
40 #include <linux/gpio/consumer.h>
41 #include <linux/gpio/machine.h>
42 #include <linux/init.h>
43 #include <linux/io.h>
44 #include <linux/irq.h>
45 #include <linux/irqchip/chained_irq.h>
46 #include <linux/irqdomain.h>
47 #include <linux/mfd/syscon.h>
48 #include <linux/of_device.h>
49 #include <linux/pinctrl/consumer.h>
50 #include <linux/platform_device.h>
51 #include <linux/pwm.h>
52 #include <linux/regmap.h>
53 #include <linux/slab.h>
54
55 /*
56 * GPIO unit register offsets.
57 */
58 #define GPIO_OUT_OFF 0x0000
59 #define GPIO_IO_CONF_OFF 0x0004
60 #define GPIO_BLINK_EN_OFF 0x0008
61 #define GPIO_IN_POL_OFF 0x000c
62 #define GPIO_DATA_IN_OFF 0x0010
63 #define GPIO_EDGE_CAUSE_OFF 0x0014
64 #define GPIO_EDGE_MASK_OFF 0x0018
65 #define GPIO_LEVEL_MASK_OFF 0x001c
66 #define GPIO_BLINK_CNT_SELECT_OFF 0x0020
67
68 /*
69 * PWM register offsets.
70 */
71 #define PWM_BLINK_ON_DURATION_OFF 0x0
72 #define PWM_BLINK_OFF_DURATION_OFF 0x4
73
74
75 /* The MV78200 has per-CPU registers for edge mask and level mask */
76 #define GPIO_EDGE_MASK_MV78200_OFF(cpu) ((cpu) ? 0x30 : 0x18)
77 #define GPIO_LEVEL_MASK_MV78200_OFF(cpu) ((cpu) ? 0x34 : 0x1C)
78
79 /*
80 * The Armada XP has per-CPU registers for interrupt cause, interrupt
81 * mask and interrupt level mask. Those are in percpu_regs range.
82 */
83 #define GPIO_EDGE_CAUSE_ARMADAXP_OFF(cpu) ((cpu) * 0x4)
84 #define GPIO_EDGE_MASK_ARMADAXP_OFF(cpu) (0x10 + (cpu) * 0x4)
85 #define GPIO_LEVEL_MASK_ARMADAXP_OFF(cpu) (0x20 + (cpu) * 0x4)
86
87 #define MVEBU_GPIO_SOC_VARIANT_ORION 0x1
88 #define MVEBU_GPIO_SOC_VARIANT_MV78200 0x2
89 #define MVEBU_GPIO_SOC_VARIANT_ARMADAXP 0x3
90 #define MVEBU_GPIO_SOC_VARIANT_A8K 0x4
91
92 #define MVEBU_MAX_GPIO_PER_BANK 32
93
94 struct mvebu_pwm {
95 struct regmap *regs;
96 unsigned long clk_rate;
97 struct gpio_desc *gpiod;
98 struct pwm_chip chip;
99 spinlock_t lock;
100 struct mvebu_gpio_chip *mvchip;
101
102 /* Used to preserve GPIO/PWM registers across suspend/resume */
103 u32 blink_select;
104 u32 blink_on_duration;
105 u32 blink_off_duration;
106 };
107
108 struct mvebu_gpio_chip {
109 struct gpio_chip chip;
110 struct regmap *regs;
111 u32 offset;
112 struct regmap *percpu_regs;
113 int irqbase;
114 struct irq_domain *domain;
115 int soc_variant;
116
117 /* Used for PWM support */
118 struct clk *clk;
119 struct mvebu_pwm *mvpwm;
120
121 /* Used to preserve GPIO registers across suspend/resume */
122 u32 out_reg;
123 u32 io_conf_reg;
124 u32 blink_en_reg;
125 u32 in_pol_reg;
126 u32 edge_mask_regs[4];
127 u32 level_mask_regs[4];
128 };
129
130 /*
131 * Functions returning addresses of individual registers for a given
132 * GPIO controller.
133 */
134
135 static void mvebu_gpioreg_edge_cause(struct mvebu_gpio_chip *mvchip,
136 struct regmap **map, unsigned int *offset)
137 {
138 int cpu;
139
140 switch (mvchip->soc_variant) {
141 case MVEBU_GPIO_SOC_VARIANT_ORION:
142 case MVEBU_GPIO_SOC_VARIANT_MV78200:
143 case MVEBU_GPIO_SOC_VARIANT_A8K:
144 *map = mvchip->regs;
145 *offset = GPIO_EDGE_CAUSE_OFF + mvchip->offset;
146 break;
147 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
148 cpu = smp_processor_id();
149 *map = mvchip->percpu_regs;
150 *offset = GPIO_EDGE_CAUSE_ARMADAXP_OFF(cpu);
151 break;
152 default:
153 BUG();
154 }
155 }
156
157 static u32
158 mvebu_gpio_read_edge_cause(struct mvebu_gpio_chip *mvchip)
159 {
160 struct regmap *map;
161 unsigned int offset;
162 u32 val;
163
164 mvebu_gpioreg_edge_cause(mvchip, &map, &offset);
165 regmap_read(map, offset, &val);
166
167 return val;
168 }
169
170 static void
171 mvebu_gpio_write_edge_cause(struct mvebu_gpio_chip *mvchip, u32 val)
172 {
173 struct regmap *map;
174 unsigned int offset;
175
176 mvebu_gpioreg_edge_cause(mvchip, &map, &offset);
177 regmap_write(map, offset, val);
178 }
179
180 static inline void
181 mvebu_gpioreg_edge_mask(struct mvebu_gpio_chip *mvchip,
182 struct regmap **map, unsigned int *offset)
183 {
184 int cpu;
185
186 switch (mvchip->soc_variant) {
187 case MVEBU_GPIO_SOC_VARIANT_ORION:
188 case MVEBU_GPIO_SOC_VARIANT_A8K:
189 *map = mvchip->regs;
190 *offset = GPIO_EDGE_MASK_OFF + mvchip->offset;
191 break;
192 case MVEBU_GPIO_SOC_VARIANT_MV78200:
193 cpu = smp_processor_id();
194 *map = mvchip->regs;
195 *offset = GPIO_EDGE_MASK_MV78200_OFF(cpu);
196 break;
197 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
198 cpu = smp_processor_id();
199 *map = mvchip->percpu_regs;
200 *offset = GPIO_EDGE_MASK_ARMADAXP_OFF(cpu);
201 break;
202 default:
203 BUG();
204 }
205 }
206
207 static u32
208 mvebu_gpio_read_edge_mask(struct mvebu_gpio_chip *mvchip)
209 {
210 struct regmap *map;
211 unsigned int offset;
212 u32 val;
213
214 mvebu_gpioreg_edge_mask(mvchip, &map, &offset);
215 regmap_read(map, offset, &val);
216
217 return val;
218 }
219
220 static void
221 mvebu_gpio_write_edge_mask(struct mvebu_gpio_chip *mvchip, u32 val)
222 {
223 struct regmap *map;
224 unsigned int offset;
225
226 mvebu_gpioreg_edge_mask(mvchip, &map, &offset);
227 regmap_write(map, offset, val);
228 }
229
230 static void
231 mvebu_gpioreg_level_mask(struct mvebu_gpio_chip *mvchip,
232 struct regmap **map, unsigned int *offset)
233 {
234 int cpu;
235
236 switch (mvchip->soc_variant) {
237 case MVEBU_GPIO_SOC_VARIANT_ORION:
238 case MVEBU_GPIO_SOC_VARIANT_A8K:
239 *map = mvchip->regs;
240 *offset = GPIO_LEVEL_MASK_OFF + mvchip->offset;
241 break;
242 case MVEBU_GPIO_SOC_VARIANT_MV78200:
243 cpu = smp_processor_id();
244 *map = mvchip->regs;
245 *offset = GPIO_LEVEL_MASK_MV78200_OFF(cpu);
246 break;
247 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
248 cpu = smp_processor_id();
249 *map = mvchip->percpu_regs;
250 *offset = GPIO_LEVEL_MASK_ARMADAXP_OFF(cpu);
251 break;
252 default:
253 BUG();
254 }
255 }
256
257 static u32
258 mvebu_gpio_read_level_mask(struct mvebu_gpio_chip *mvchip)
259 {
260 struct regmap *map;
261 unsigned int offset;
262 u32 val;
263
264 mvebu_gpioreg_level_mask(mvchip, &map, &offset);
265 regmap_read(map, offset, &val);
266
267 return val;
268 }
269
270 static void
271 mvebu_gpio_write_level_mask(struct mvebu_gpio_chip *mvchip, u32 val)
272 {
273 struct regmap *map;
274 unsigned int offset;
275
276 mvebu_gpioreg_level_mask(mvchip, &map, &offset);
277 regmap_write(map, offset, val);
278 }
279
280 /*
281 * Functions returning offsets of individual registers for a given
282 * PWM controller.
283 */
284 static unsigned int mvebu_pwmreg_blink_on_duration(struct mvebu_pwm *mvpwm)
285 {
286 return PWM_BLINK_ON_DURATION_OFF;
287 }
288
289 static unsigned int mvebu_pwmreg_blink_off_duration(struct mvebu_pwm *mvpwm)
290 {
291 return PWM_BLINK_OFF_DURATION_OFF;
292 }
293
294 /*
295 * Functions implementing the gpio_chip methods
296 */
297 static void mvebu_gpio_set(struct gpio_chip *chip, unsigned int pin, int value)
298 {
299 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
300
301 regmap_update_bits(mvchip->regs, GPIO_OUT_OFF + mvchip->offset,
302 BIT(pin), value ? BIT(pin) : 0);
303 }
304
305 static int mvebu_gpio_get(struct gpio_chip *chip, unsigned int pin)
306 {
307 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
308 u32 u;
309
310 regmap_read(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset, &u);
311
312 if (u & BIT(pin)) {
313 u32 data_in, in_pol;
314
315 regmap_read(mvchip->regs, GPIO_DATA_IN_OFF + mvchip->offset,
316 &data_in);
317 regmap_read(mvchip->regs, GPIO_IN_POL_OFF + mvchip->offset,
318 &in_pol);
319 u = data_in ^ in_pol;
320 } else {
321 regmap_read(mvchip->regs, GPIO_OUT_OFF + mvchip->offset, &u);
322 }
323
324 return (u >> pin) & 1;
325 }
326
327 static void mvebu_gpio_blink(struct gpio_chip *chip, unsigned int pin,
328 int value)
329 {
330 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
331
332 regmap_update_bits(mvchip->regs, GPIO_BLINK_EN_OFF + mvchip->offset,
333 BIT(pin), value ? BIT(pin) : 0);
334 }
335
336 static int mvebu_gpio_direction_input(struct gpio_chip *chip, unsigned int pin)
337 {
338 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
339 int ret;
340
341 /*
342 * Check with the pinctrl driver whether this pin is usable as
343 * an input GPIO
344 */
345 ret = pinctrl_gpio_direction_input(chip->base + pin);
346 if (ret)
347 return ret;
348
349 regmap_update_bits(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset,
350 BIT(pin), BIT(pin));
351
352 return 0;
353 }
354
355 static int mvebu_gpio_direction_output(struct gpio_chip *chip, unsigned int pin,
356 int value)
357 {
358 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
359 int ret;
360
361 /*
362 * Check with the pinctrl driver whether this pin is usable as
363 * an output GPIO
364 */
365 ret = pinctrl_gpio_direction_output(chip->base + pin);
366 if (ret)
367 return ret;
368
369 mvebu_gpio_blink(chip, pin, 0);
370 mvebu_gpio_set(chip, pin, value);
371
372 regmap_update_bits(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset,
373 BIT(pin), 0);
374
375 return 0;
376 }
377
378 static int mvebu_gpio_get_direction(struct gpio_chip *chip, unsigned int pin)
379 {
380 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
381 u32 u;
382
383 regmap_read(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset, &u);
384
385 if (u & BIT(pin))
386 return GPIO_LINE_DIRECTION_IN;
387
388 return GPIO_LINE_DIRECTION_OUT;
389 }
390
391 static int mvebu_gpio_to_irq(struct gpio_chip *chip, unsigned int pin)
392 {
393 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
394
395 return irq_create_mapping(mvchip->domain, pin);
396 }
397
398 /*
399 * Functions implementing the irq_chip methods
400 */
401 static void mvebu_gpio_irq_ack(struct irq_data *d)
402 {
403 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
404 struct mvebu_gpio_chip *mvchip = gc->private;
405 u32 mask = d->mask;
406
407 irq_gc_lock(gc);
408 mvebu_gpio_write_edge_cause(mvchip, ~mask);
409 irq_gc_unlock(gc);
410 }
411
412 static void mvebu_gpio_edge_irq_mask(struct irq_data *d)
413 {
414 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
415 struct mvebu_gpio_chip *mvchip = gc->private;
416 struct irq_chip_type *ct = irq_data_get_chip_type(d);
417 u32 mask = d->mask;
418
419 irq_gc_lock(gc);
420 ct->mask_cache_priv &= ~mask;
421 mvebu_gpio_write_edge_mask(mvchip, ct->mask_cache_priv);
422 irq_gc_unlock(gc);
423 }
424
425 static void mvebu_gpio_edge_irq_unmask(struct irq_data *d)
426 {
427 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
428 struct mvebu_gpio_chip *mvchip = gc->private;
429 struct irq_chip_type *ct = irq_data_get_chip_type(d);
430 u32 mask = d->mask;
431
432 irq_gc_lock(gc);
433 mvebu_gpio_write_edge_cause(mvchip, ~mask);
434 ct->mask_cache_priv |= mask;
435 mvebu_gpio_write_edge_mask(mvchip, ct->mask_cache_priv);
436 irq_gc_unlock(gc);
437 }
438
439 static void mvebu_gpio_level_irq_mask(struct irq_data *d)
440 {
441 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
442 struct mvebu_gpio_chip *mvchip = gc->private;
443 struct irq_chip_type *ct = irq_data_get_chip_type(d);
444 u32 mask = d->mask;
445
446 irq_gc_lock(gc);
447 ct->mask_cache_priv &= ~mask;
448 mvebu_gpio_write_level_mask(mvchip, ct->mask_cache_priv);
449 irq_gc_unlock(gc);
450 }
451
452 static void mvebu_gpio_level_irq_unmask(struct irq_data *d)
453 {
454 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
455 struct mvebu_gpio_chip *mvchip = gc->private;
456 struct irq_chip_type *ct = irq_data_get_chip_type(d);
457 u32 mask = d->mask;
458
459 irq_gc_lock(gc);
460 ct->mask_cache_priv |= mask;
461 mvebu_gpio_write_level_mask(mvchip, ct->mask_cache_priv);
462 irq_gc_unlock(gc);
463 }
464
465 /*****************************************************************************
466 * MVEBU GPIO IRQ
467 *
468 * GPIO_IN_POL register controls whether GPIO_DATA_IN will hold the same
469 * value of the line or the opposite value.
470 *
471 * Level IRQ handlers: DATA_IN is used directly as cause register.
472 * Interrupt are masked by LEVEL_MASK registers.
473 * Edge IRQ handlers: Change in DATA_IN are latched in EDGE_CAUSE.
474 * Interrupt are masked by EDGE_MASK registers.
475 * Both-edge handlers: Similar to regular Edge handlers, but also swaps
476 * the polarity to catch the next line transaction.
477 * This is a race condition that might not perfectly
478 * work on some use cases.
479 *
480 * Every eight GPIO lines are grouped (OR'ed) before going up to main
481 * cause register.
482 *
483 * EDGE cause mask
484 * data-in /--------| |-----| |----\
485 * -----| |----- ---- to main cause reg
486 * X \----------------| |----/
487 * polarity LEVEL mask
488 *
489 ****************************************************************************/
490
491 static int mvebu_gpio_irq_set_type(struct irq_data *d, unsigned int type)
492 {
493 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
494 struct irq_chip_type *ct = irq_data_get_chip_type(d);
495 struct mvebu_gpio_chip *mvchip = gc->private;
496 int pin;
497 u32 u;
498
499 pin = d->hwirq;
500
501 regmap_read(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset, &u);
502 if ((u & BIT(pin)) == 0)
503 return -EINVAL;
504
505 type &= IRQ_TYPE_SENSE_MASK;
506 if (type == IRQ_TYPE_NONE)
507 return -EINVAL;
508
509 /* Check if we need to change chip and handler */
510 if (!(ct->type & type))
511 if (irq_setup_alt_chip(d, type))
512 return -EINVAL;
513
514 /*
515 * Configure interrupt polarity.
516 */
517 switch (type) {
518 case IRQ_TYPE_EDGE_RISING:
519 case IRQ_TYPE_LEVEL_HIGH:
520 regmap_update_bits(mvchip->regs,
521 GPIO_IN_POL_OFF + mvchip->offset,
522 BIT(pin), 0);
523 break;
524 case IRQ_TYPE_EDGE_FALLING:
525 case IRQ_TYPE_LEVEL_LOW:
526 regmap_update_bits(mvchip->regs,
527 GPIO_IN_POL_OFF + mvchip->offset,
528 BIT(pin), BIT(pin));
529 break;
530 case IRQ_TYPE_EDGE_BOTH: {
531 u32 data_in, in_pol, val;
532
533 regmap_read(mvchip->regs,
534 GPIO_IN_POL_OFF + mvchip->offset, &in_pol);
535 regmap_read(mvchip->regs,
536 GPIO_DATA_IN_OFF + mvchip->offset, &data_in);
537
538 /*
539 * set initial polarity based on current input level
540 */
541 if ((data_in ^ in_pol) & BIT(pin))
542 val = BIT(pin); /* falling */
543 else
544 val = 0; /* raising */
545
546 regmap_update_bits(mvchip->regs,
547 GPIO_IN_POL_OFF + mvchip->offset,
548 BIT(pin), val);
549 break;
550 }
551 }
552 return 0;
553 }
554
555 static void mvebu_gpio_irq_handler(struct irq_desc *desc)
556 {
557 struct mvebu_gpio_chip *mvchip = irq_desc_get_handler_data(desc);
558 struct irq_chip *chip = irq_desc_get_chip(desc);
559 u32 cause, type, data_in, level_mask, edge_cause, edge_mask;
560 int i;
561
562 if (mvchip == NULL)
563 return;
564
565 chained_irq_enter(chip, desc);
566
567 regmap_read(mvchip->regs, GPIO_DATA_IN_OFF + mvchip->offset, &data_in);
568 level_mask = mvebu_gpio_read_level_mask(mvchip);
569 edge_cause = mvebu_gpio_read_edge_cause(mvchip);
570 edge_mask = mvebu_gpio_read_edge_mask(mvchip);
571
572 cause = (data_in & level_mask) | (edge_cause & edge_mask);
573
574 for (i = 0; i < mvchip->chip.ngpio; i++) {
575 int irq;
576
577 irq = irq_find_mapping(mvchip->domain, i);
578
579 if (!(cause & BIT(i)))
580 continue;
581
582 type = irq_get_trigger_type(irq);
583 if ((type & IRQ_TYPE_SENSE_MASK) == IRQ_TYPE_EDGE_BOTH) {
584 /* Swap polarity (race with GPIO line) */
585 u32 polarity;
586
587 regmap_read(mvchip->regs,
588 GPIO_IN_POL_OFF + mvchip->offset,
589 &polarity);
590 polarity ^= BIT(i);
591 regmap_write(mvchip->regs,
592 GPIO_IN_POL_OFF + mvchip->offset,
593 polarity);
594 }
595
596 generic_handle_irq(irq);
597 }
598
599 chained_irq_exit(chip, desc);
600 }
601
602 static const struct regmap_config mvebu_gpio_regmap_config = {
603 .reg_bits = 32,
604 .reg_stride = 4,
605 .val_bits = 32,
606 .fast_io = true,
607 };
608
609 /*
610 * Functions implementing the pwm_chip methods
611 */
612 static struct mvebu_pwm *to_mvebu_pwm(struct pwm_chip *chip)
613 {
614 return container_of(chip, struct mvebu_pwm, chip);
615 }
616
617 static int mvebu_pwm_request(struct pwm_chip *chip, struct pwm_device *pwm)
618 {
619 struct mvebu_pwm *mvpwm = to_mvebu_pwm(chip);
620 struct mvebu_gpio_chip *mvchip = mvpwm->mvchip;
621 struct gpio_desc *desc;
622 unsigned long flags;
623 int ret = 0;
624
625 spin_lock_irqsave(&mvpwm->lock, flags);
626
627 if (mvpwm->gpiod) {
628 ret = -EBUSY;
629 } else {
630 desc = gpiochip_request_own_desc(&mvchip->chip,
631 pwm->hwpwm, "mvebu-pwm",
632 GPIO_ACTIVE_HIGH,
633 GPIOD_OUT_LOW);
634 if (IS_ERR(desc)) {
635 ret = PTR_ERR(desc);
636 goto out;
637 }
638
639 mvpwm->gpiod = desc;
640 }
641 out:
642 spin_unlock_irqrestore(&mvpwm->lock, flags);
643 return ret;
644 }
645
646 static void mvebu_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)
647 {
648 struct mvebu_pwm *mvpwm = to_mvebu_pwm(chip);
649 unsigned long flags;
650
651 spin_lock_irqsave(&mvpwm->lock, flags);
652 gpiochip_free_own_desc(mvpwm->gpiod);
653 mvpwm->gpiod = NULL;
654 spin_unlock_irqrestore(&mvpwm->lock, flags);
655 }
656
657 static void mvebu_pwm_get_state(struct pwm_chip *chip,
658 struct pwm_device *pwm,
659 struct pwm_state *state) {
660
661 struct mvebu_pwm *mvpwm = to_mvebu_pwm(chip);
662 struct mvebu_gpio_chip *mvchip = mvpwm->mvchip;
663 unsigned long long val;
664 unsigned long flags;
665 u32 u;
666
667 spin_lock_irqsave(&mvpwm->lock, flags);
668
669 regmap_read(mvpwm->regs, mvebu_pwmreg_blink_on_duration(mvpwm), &u);
670 val = (unsigned long long) u * NSEC_PER_SEC;
671 do_div(val, mvpwm->clk_rate);
672 if (val > UINT_MAX)
673 state->duty_cycle = UINT_MAX;
674 else if (val)
675 state->duty_cycle = val;
676 else
677 state->duty_cycle = 1;
678
679 regmap_read(mvpwm->regs, mvebu_pwmreg_blink_off_duration(mvpwm), &u);
680 val = (unsigned long long) u * NSEC_PER_SEC;
681 do_div(val, mvpwm->clk_rate);
682 if (val < state->duty_cycle) {
683 state->period = 1;
684 } else {
685 val -= state->duty_cycle;
686 if (val > UINT_MAX)
687 state->period = UINT_MAX;
688 else if (val)
689 state->period = val;
690 else
691 state->period = 1;
692 }
693
694 regmap_read(mvchip->regs, GPIO_BLINK_EN_OFF + mvchip->offset, &u);
695 if (u)
696 state->enabled = true;
697 else
698 state->enabled = false;
699
700 spin_unlock_irqrestore(&mvpwm->lock, flags);
701 }
702
703 static int mvebu_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm,
704 const struct pwm_state *state)
705 {
706 struct mvebu_pwm *mvpwm = to_mvebu_pwm(chip);
707 struct mvebu_gpio_chip *mvchip = mvpwm->mvchip;
708 unsigned long long val;
709 unsigned long flags;
710 unsigned int on, off;
711
712 val = (unsigned long long) mvpwm->clk_rate * state->duty_cycle;
713 do_div(val, NSEC_PER_SEC);
714 if (val > UINT_MAX)
715 return -EINVAL;
716 if (val)
717 on = val;
718 else
719 on = 1;
720
721 val = (unsigned long long) mvpwm->clk_rate *
722 (state->period - state->duty_cycle);
723 do_div(val, NSEC_PER_SEC);
724 if (val > UINT_MAX)
725 return -EINVAL;
726 if (val)
727 off = val;
728 else
729 off = 1;
730
731 spin_lock_irqsave(&mvpwm->lock, flags);
732
733 regmap_write(mvpwm->regs, mvebu_pwmreg_blink_on_duration(mvpwm), on);
734 regmap_write(mvpwm->regs, mvebu_pwmreg_blink_off_duration(mvpwm), off);
735 if (state->enabled)
736 mvebu_gpio_blink(&mvchip->chip, pwm->hwpwm, 1);
737 else
738 mvebu_gpio_blink(&mvchip->chip, pwm->hwpwm, 0);
739
740 spin_unlock_irqrestore(&mvpwm->lock, flags);
741
742 return 0;
743 }
744
745 static const struct pwm_ops mvebu_pwm_ops = {
746 .request = mvebu_pwm_request,
747 .free = mvebu_pwm_free,
748 .get_state = mvebu_pwm_get_state,
749 .apply = mvebu_pwm_apply,
750 .owner = THIS_MODULE,
751 };
752
753 static void __maybe_unused mvebu_pwm_suspend(struct mvebu_gpio_chip *mvchip)
754 {
755 struct mvebu_pwm *mvpwm = mvchip->mvpwm;
756
757 regmap_read(mvchip->regs, GPIO_BLINK_CNT_SELECT_OFF + mvchip->offset,
758 &mvpwm->blink_select);
759 regmap_read(mvpwm->regs, mvebu_pwmreg_blink_on_duration(mvpwm),
760 &mvpwm->blink_on_duration);
761 regmap_read(mvpwm->regs, mvebu_pwmreg_blink_off_duration(mvpwm),
762 &mvpwm->blink_off_duration);
763 }
764
765 static void __maybe_unused mvebu_pwm_resume(struct mvebu_gpio_chip *mvchip)
766 {
767 struct mvebu_pwm *mvpwm = mvchip->mvpwm;
768
769 regmap_write(mvchip->regs, GPIO_BLINK_CNT_SELECT_OFF + mvchip->offset,
770 mvpwm->blink_select);
771 regmap_write(mvpwm->regs, mvebu_pwmreg_blink_on_duration(mvpwm),
772 mvpwm->blink_on_duration);
773 regmap_write(mvpwm->regs, mvebu_pwmreg_blink_off_duration(mvpwm),
774 mvpwm->blink_off_duration);
775 }
776
777 static int mvebu_pwm_probe(struct platform_device *pdev,
778 struct mvebu_gpio_chip *mvchip,
779 int id)
780 {
781 struct device *dev = &pdev->dev;
782 struct mvebu_pwm *mvpwm;
783 void __iomem *base;
784 u32 set;
785
786 if (!of_device_is_compatible(mvchip->chip.of_node,
787 "marvell,armada-370-gpio"))
788 return 0;
789
790 /*
791 * There are only two sets of PWM configuration registers for
792 * all the GPIO lines on those SoCs which this driver reserves
793 * for the first two GPIO chips. So if the resource is missing
794 * we can't treat it as an error.
795 */
796 if (!platform_get_resource_byname(pdev, IORESOURCE_MEM, "pwm"))
797 return 0;
798
799 if (IS_ERR(mvchip->clk))
800 return PTR_ERR(mvchip->clk);
801
802 /*
803 * Use set A for lines of GPIO chip with id 0, B for GPIO chip
804 * with id 1. Don't allow further GPIO chips to be used for PWM.
805 */
806 if (id == 0)
807 set = 0;
808 else if (id == 1)
809 set = U32_MAX;
810 else
811 return -EINVAL;
812 regmap_write(mvchip->regs,
813 GPIO_BLINK_CNT_SELECT_OFF + mvchip->offset, set);
814
815 mvpwm = devm_kzalloc(dev, sizeof(struct mvebu_pwm), GFP_KERNEL);
816 if (!mvpwm)
817 return -ENOMEM;
818 mvchip->mvpwm = mvpwm;
819 mvpwm->mvchip = mvchip;
820
821 base = devm_platform_ioremap_resource_byname(pdev, "pwm");
822 if (IS_ERR(base))
823 return PTR_ERR(base);
824
825 mvpwm->regs = devm_regmap_init_mmio(&pdev->dev, base,
826 &mvebu_gpio_regmap_config);
827 if (IS_ERR(mvpwm->regs))
828 return PTR_ERR(mvpwm->regs);
829
830 mvpwm->clk_rate = clk_get_rate(mvchip->clk);
831 if (!mvpwm->clk_rate) {
832 dev_err(dev, "failed to get clock rate\n");
833 return -EINVAL;
834 }
835
836 mvpwm->chip.dev = dev;
837 mvpwm->chip.ops = &mvebu_pwm_ops;
838 mvpwm->chip.npwm = mvchip->chip.ngpio;
839 /*
840 * There may already be some PWM allocated, so we can't force
841 * mvpwm->chip.base to a fixed point like mvchip->chip.base.
842 * So, we let pwmchip_add() do the numbering and take the next free
843 * region.
844 */
845 mvpwm->chip.base = -1;
846
847 spin_lock_init(&mvpwm->lock);
848
849 return pwmchip_add(&mvpwm->chip);
850 }
851
852 #ifdef CONFIG_DEBUG_FS
853 #include <linux/seq_file.h>
854
855 static void mvebu_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip)
856 {
857 struct mvebu_gpio_chip *mvchip = gpiochip_get_data(chip);
858 u32 out, io_conf, blink, in_pol, data_in, cause, edg_msk, lvl_msk;
859 const char *label;
860 int i;
861
862 regmap_read(mvchip->regs, GPIO_OUT_OFF + mvchip->offset, &out);
863 regmap_read(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset, &io_conf);
864 regmap_read(mvchip->regs, GPIO_BLINK_EN_OFF + mvchip->offset, &blink);
865 regmap_read(mvchip->regs, GPIO_IN_POL_OFF + mvchip->offset, &in_pol);
866 regmap_read(mvchip->regs, GPIO_DATA_IN_OFF + mvchip->offset, &data_in);
867 cause = mvebu_gpio_read_edge_cause(mvchip);
868 edg_msk = mvebu_gpio_read_edge_mask(mvchip);
869 lvl_msk = mvebu_gpio_read_level_mask(mvchip);
870
871 for_each_requested_gpio(chip, i, label) {
872 u32 msk;
873 bool is_out;
874
875 msk = BIT(i);
876 is_out = !(io_conf & msk);
877
878 seq_printf(s, " gpio-%-3d (%-20.20s)", chip->base + i, label);
879
880 if (is_out) {
881 seq_printf(s, " out %s %s\n",
882 out & msk ? "hi" : "lo",
883 blink & msk ? "(blink )" : "");
884 continue;
885 }
886
887 seq_printf(s, " in %s (act %s) - IRQ",
888 (data_in ^ in_pol) & msk ? "hi" : "lo",
889 in_pol & msk ? "lo" : "hi");
890 if (!((edg_msk | lvl_msk) & msk)) {
891 seq_puts(s, " disabled\n");
892 continue;
893 }
894 if (edg_msk & msk)
895 seq_puts(s, " edge ");
896 if (lvl_msk & msk)
897 seq_puts(s, " level");
898 seq_printf(s, " (%s)\n", cause & msk ? "pending" : "clear ");
899 }
900 }
901 #else
902 #define mvebu_gpio_dbg_show NULL
903 #endif
904
905 static const struct of_device_id mvebu_gpio_of_match[] = {
906 {
907 .compatible = "marvell,orion-gpio",
908 .data = (void *) MVEBU_GPIO_SOC_VARIANT_ORION,
909 },
910 {
911 .compatible = "marvell,mv78200-gpio",
912 .data = (void *) MVEBU_GPIO_SOC_VARIANT_MV78200,
913 },
914 {
915 .compatible = "marvell,armadaxp-gpio",
916 .data = (void *) MVEBU_GPIO_SOC_VARIANT_ARMADAXP,
917 },
918 {
919 .compatible = "marvell,armada-370-gpio",
920 .data = (void *) MVEBU_GPIO_SOC_VARIANT_ORION,
921 },
922 {
923 .compatible = "marvell,armada-8k-gpio",
924 .data = (void *) MVEBU_GPIO_SOC_VARIANT_A8K,
925 },
926 {
927 /* sentinel */
928 },
929 };
930
931 static int mvebu_gpio_suspend(struct platform_device *pdev, pm_message_t state)
932 {
933 struct mvebu_gpio_chip *mvchip = platform_get_drvdata(pdev);
934 int i;
935
936 regmap_read(mvchip->regs, GPIO_OUT_OFF + mvchip->offset,
937 &mvchip->out_reg);
938 regmap_read(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset,
939 &mvchip->io_conf_reg);
940 regmap_read(mvchip->regs, GPIO_BLINK_EN_OFF + mvchip->offset,
941 &mvchip->blink_en_reg);
942 regmap_read(mvchip->regs, GPIO_IN_POL_OFF + mvchip->offset,
943 &mvchip->in_pol_reg);
944
945 switch (mvchip->soc_variant) {
946 case MVEBU_GPIO_SOC_VARIANT_ORION:
947 case MVEBU_GPIO_SOC_VARIANT_A8K:
948 regmap_read(mvchip->regs, GPIO_EDGE_MASK_OFF + mvchip->offset,
949 &mvchip->edge_mask_regs[0]);
950 regmap_read(mvchip->regs, GPIO_LEVEL_MASK_OFF + mvchip->offset,
951 &mvchip->level_mask_regs[0]);
952 break;
953 case MVEBU_GPIO_SOC_VARIANT_MV78200:
954 for (i = 0; i < 2; i++) {
955 regmap_read(mvchip->regs,
956 GPIO_EDGE_MASK_MV78200_OFF(i),
957 &mvchip->edge_mask_regs[i]);
958 regmap_read(mvchip->regs,
959 GPIO_LEVEL_MASK_MV78200_OFF(i),
960 &mvchip->level_mask_regs[i]);
961 }
962 break;
963 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
964 for (i = 0; i < 4; i++) {
965 regmap_read(mvchip->regs,
966 GPIO_EDGE_MASK_ARMADAXP_OFF(i),
967 &mvchip->edge_mask_regs[i]);
968 regmap_read(mvchip->regs,
969 GPIO_LEVEL_MASK_ARMADAXP_OFF(i),
970 &mvchip->level_mask_regs[i]);
971 }
972 break;
973 default:
974 BUG();
975 }
976
977 if (IS_ENABLED(CONFIG_PWM))
978 mvebu_pwm_suspend(mvchip);
979
980 return 0;
981 }
982
983 static int mvebu_gpio_resume(struct platform_device *pdev)
984 {
985 struct mvebu_gpio_chip *mvchip = platform_get_drvdata(pdev);
986 int i;
987
988 regmap_write(mvchip->regs, GPIO_OUT_OFF + mvchip->offset,
989 mvchip->out_reg);
990 regmap_write(mvchip->regs, GPIO_IO_CONF_OFF + mvchip->offset,
991 mvchip->io_conf_reg);
992 regmap_write(mvchip->regs, GPIO_BLINK_EN_OFF + mvchip->offset,
993 mvchip->blink_en_reg);
994 regmap_write(mvchip->regs, GPIO_IN_POL_OFF + mvchip->offset,
995 mvchip->in_pol_reg);
996
997 switch (mvchip->soc_variant) {
998 case MVEBU_GPIO_SOC_VARIANT_ORION:
999 case MVEBU_GPIO_SOC_VARIANT_A8K:
1000 regmap_write(mvchip->regs, GPIO_EDGE_MASK_OFF + mvchip->offset,
1001 mvchip->edge_mask_regs[0]);
1002 regmap_write(mvchip->regs, GPIO_LEVEL_MASK_OFF + mvchip->offset,
1003 mvchip->level_mask_regs[0]);
1004 break;
1005 case MVEBU_GPIO_SOC_VARIANT_MV78200:
1006 for (i = 0; i < 2; i++) {
1007 regmap_write(mvchip->regs,
1008 GPIO_EDGE_MASK_MV78200_OFF(i),
1009 mvchip->edge_mask_regs[i]);
1010 regmap_write(mvchip->regs,
1011 GPIO_LEVEL_MASK_MV78200_OFF(i),
1012 mvchip->level_mask_regs[i]);
1013 }
1014 break;
1015 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
1016 for (i = 0; i < 4; i++) {
1017 regmap_write(mvchip->regs,
1018 GPIO_EDGE_MASK_ARMADAXP_OFF(i),
1019 mvchip->edge_mask_regs[i]);
1020 regmap_write(mvchip->regs,
1021 GPIO_LEVEL_MASK_ARMADAXP_OFF(i),
1022 mvchip->level_mask_regs[i]);
1023 }
1024 break;
1025 default:
1026 BUG();
1027 }
1028
1029 if (IS_ENABLED(CONFIG_PWM))
1030 mvebu_pwm_resume(mvchip);
1031
1032 return 0;
1033 }
1034
1035 static int mvebu_gpio_probe_raw(struct platform_device *pdev,
1036 struct mvebu_gpio_chip *mvchip)
1037 {
1038 void __iomem *base;
1039
1040 base = devm_platform_ioremap_resource(pdev, 0);
1041 if (IS_ERR(base))
1042 return PTR_ERR(base);
1043
1044 mvchip->regs = devm_regmap_init_mmio(&pdev->dev, base,
1045 &mvebu_gpio_regmap_config);
1046 if (IS_ERR(mvchip->regs))
1047 return PTR_ERR(mvchip->regs);
1048
1049 /*
1050 * For the legacy SoCs, the regmap directly maps to the GPIO
1051 * registers, so no offset is needed.
1052 */
1053 mvchip->offset = 0;
1054
1055 /*
1056 * The Armada XP has a second range of registers for the
1057 * per-CPU registers
1058 */
1059 if (mvchip->soc_variant == MVEBU_GPIO_SOC_VARIANT_ARMADAXP) {
1060 base = devm_platform_ioremap_resource(pdev, 1);
1061 if (IS_ERR(base))
1062 return PTR_ERR(base);
1063
1064 mvchip->percpu_regs =
1065 devm_regmap_init_mmio(&pdev->dev, base,
1066 &mvebu_gpio_regmap_config);
1067 if (IS_ERR(mvchip->percpu_regs))
1068 return PTR_ERR(mvchip->percpu_regs);
1069 }
1070
1071 return 0;
1072 }
1073
1074 static int mvebu_gpio_probe_syscon(struct platform_device *pdev,
1075 struct mvebu_gpio_chip *mvchip)
1076 {
1077 mvchip->regs = syscon_node_to_regmap(pdev->dev.parent->of_node);
1078 if (IS_ERR(mvchip->regs))
1079 return PTR_ERR(mvchip->regs);
1080
1081 if (of_property_read_u32(pdev->dev.of_node, "offset", &mvchip->offset))
1082 return -EINVAL;
1083
1084 return 0;
1085 }
1086
1087 static int mvebu_gpio_probe(struct platform_device *pdev)
1088 {
1089 struct mvebu_gpio_chip *mvchip;
1090 const struct of_device_id *match;
1091 struct device_node *np = pdev->dev.of_node;
1092 struct irq_chip_generic *gc;
1093 struct irq_chip_type *ct;
1094 unsigned int ngpios;
1095 bool have_irqs;
1096 int soc_variant;
1097 int i, cpu, id;
1098 int err;
1099
1100 match = of_match_device(mvebu_gpio_of_match, &pdev->dev);
1101 if (match)
1102 soc_variant = (unsigned long) match->data;
1103 else
1104 soc_variant = MVEBU_GPIO_SOC_VARIANT_ORION;
1105
1106 /* Some gpio controllers do not provide irq support */
1107 err = platform_irq_count(pdev);
1108 if (err < 0)
1109 return err;
1110
1111 have_irqs = err != 0;
1112
1113 mvchip = devm_kzalloc(&pdev->dev, sizeof(struct mvebu_gpio_chip),
1114 GFP_KERNEL);
1115 if (!mvchip)
1116 return -ENOMEM;
1117
1118 platform_set_drvdata(pdev, mvchip);
1119
1120 if (of_property_read_u32(pdev->dev.of_node, "ngpios", &ngpios)) {
1121 dev_err(&pdev->dev, "Missing ngpios OF property\n");
1122 return -ENODEV;
1123 }
1124
1125 id = of_alias_get_id(pdev->dev.of_node, "gpio");
1126 if (id < 0) {
1127 dev_err(&pdev->dev, "Couldn't get OF id\n");
1128 return id;
1129 }
1130
1131 mvchip->clk = devm_clk_get(&pdev->dev, NULL);
1132 /* Not all SoCs require a clock.*/
1133 if (!IS_ERR(mvchip->clk))
1134 clk_prepare_enable(mvchip->clk);
1135
1136 mvchip->soc_variant = soc_variant;
1137 mvchip->chip.label = dev_name(&pdev->dev);
1138 mvchip->chip.parent = &pdev->dev;
1139 mvchip->chip.request = gpiochip_generic_request;
1140 mvchip->chip.free = gpiochip_generic_free;
1141 mvchip->chip.get_direction = mvebu_gpio_get_direction;
1142 mvchip->chip.direction_input = mvebu_gpio_direction_input;
1143 mvchip->chip.get = mvebu_gpio_get;
1144 mvchip->chip.direction_output = mvebu_gpio_direction_output;
1145 mvchip->chip.set = mvebu_gpio_set;
1146 if (have_irqs)
1147 mvchip->chip.to_irq = mvebu_gpio_to_irq;
1148 mvchip->chip.base = id * MVEBU_MAX_GPIO_PER_BANK;
1149 mvchip->chip.ngpio = ngpios;
1150 mvchip->chip.can_sleep = false;
1151 mvchip->chip.of_node = np;
1152 mvchip->chip.dbg_show = mvebu_gpio_dbg_show;
1153
1154 if (soc_variant == MVEBU_GPIO_SOC_VARIANT_A8K)
1155 err = mvebu_gpio_probe_syscon(pdev, mvchip);
1156 else
1157 err = mvebu_gpio_probe_raw(pdev, mvchip);
1158
1159 if (err)
1160 return err;
1161
1162 /*
1163 * Mask and clear GPIO interrupts.
1164 */
1165 switch (soc_variant) {
1166 case MVEBU_GPIO_SOC_VARIANT_ORION:
1167 case MVEBU_GPIO_SOC_VARIANT_A8K:
1168 regmap_write(mvchip->regs,
1169 GPIO_EDGE_CAUSE_OFF + mvchip->offset, 0);
1170 regmap_write(mvchip->regs,
1171 GPIO_EDGE_MASK_OFF + mvchip->offset, 0);
1172 regmap_write(mvchip->regs,
1173 GPIO_LEVEL_MASK_OFF + mvchip->offset, 0);
1174 break;
1175 case MVEBU_GPIO_SOC_VARIANT_MV78200:
1176 regmap_write(mvchip->regs, GPIO_EDGE_CAUSE_OFF, 0);
1177 for (cpu = 0; cpu < 2; cpu++) {
1178 regmap_write(mvchip->regs,
1179 GPIO_EDGE_MASK_MV78200_OFF(cpu), 0);
1180 regmap_write(mvchip->regs,
1181 GPIO_LEVEL_MASK_MV78200_OFF(cpu), 0);
1182 }
1183 break;
1184 case MVEBU_GPIO_SOC_VARIANT_ARMADAXP:
1185 regmap_write(mvchip->regs, GPIO_EDGE_CAUSE_OFF, 0);
1186 regmap_write(mvchip->regs, GPIO_EDGE_MASK_OFF, 0);
1187 regmap_write(mvchip->regs, GPIO_LEVEL_MASK_OFF, 0);
1188 for (cpu = 0; cpu < 4; cpu++) {
1189 regmap_write(mvchip->percpu_regs,
1190 GPIO_EDGE_CAUSE_ARMADAXP_OFF(cpu), 0);
1191 regmap_write(mvchip->percpu_regs,
1192 GPIO_EDGE_MASK_ARMADAXP_OFF(cpu), 0);
1193 regmap_write(mvchip->percpu_regs,
1194 GPIO_LEVEL_MASK_ARMADAXP_OFF(cpu), 0);
1195 }
1196 break;
1197 default:
1198 BUG();
1199 }
1200
1201 devm_gpiochip_add_data(&pdev->dev, &mvchip->chip, mvchip);
1202
1203 /* Some MVEBU SoCs have simple PWM support for GPIO lines */
1204 if (IS_ENABLED(CONFIG_PWM)) {
1205 err = mvebu_pwm_probe(pdev, mvchip, id);
1206 if (err)
1207 return err;
1208 }
1209
1210 /* Some gpio controllers do not provide irq support */
1211 if (!have_irqs)
1212 return 0;
1213
1214 mvchip->domain =
1215 irq_domain_add_linear(np, ngpios, &irq_generic_chip_ops, NULL);
1216 if (!mvchip->domain) {
1217 dev_err(&pdev->dev, "couldn't allocate irq domain %s (DT).\n",
1218 mvchip->chip.label);
1219 err = -ENODEV;
1220 goto err_pwm;
1221 }
1222
1223 err = irq_alloc_domain_generic_chips(
1224 mvchip->domain, ngpios, 2, np->name, handle_level_irq,
1225 IRQ_NOREQUEST | IRQ_NOPROBE | IRQ_LEVEL, 0, 0);
1226 if (err) {
1227 dev_err(&pdev->dev, "couldn't allocate irq chips %s (DT).\n",
1228 mvchip->chip.label);
1229 goto err_domain;
1230 }
1231
1232 /*
1233 * NOTE: The common accessors cannot be used because of the percpu
1234 * access to the mask registers
1235 */
1236 gc = irq_get_domain_generic_chip(mvchip->domain, 0);
1237 gc->private = mvchip;
1238 ct = &gc->chip_types[0];
1239 ct->type = IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW;
1240 ct->chip.irq_mask = mvebu_gpio_level_irq_mask;
1241 ct->chip.irq_unmask = mvebu_gpio_level_irq_unmask;
1242 ct->chip.irq_set_type = mvebu_gpio_irq_set_type;
1243 ct->chip.name = mvchip->chip.label;
1244
1245 ct = &gc->chip_types[1];
1246 ct->type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING;
1247 ct->chip.irq_ack = mvebu_gpio_irq_ack;
1248 ct->chip.irq_mask = mvebu_gpio_edge_irq_mask;
1249 ct->chip.irq_unmask = mvebu_gpio_edge_irq_unmask;
1250 ct->chip.irq_set_type = mvebu_gpio_irq_set_type;
1251 ct->handler = handle_edge_irq;
1252 ct->chip.name = mvchip->chip.label;
1253
1254 /*
1255 * Setup the interrupt handlers. Each chip can have up to 4
1256 * interrupt handlers, with each handler dealing with 8 GPIO
1257 * pins.
1258 */
1259 for (i = 0; i < 4; i++) {
1260 int irq = platform_get_irq_optional(pdev, i);
1261
1262 if (irq < 0)
1263 continue;
1264 irq_set_chained_handler_and_data(irq, mvebu_gpio_irq_handler,
1265 mvchip);
1266 }
1267
1268 return 0;
1269
1270 err_domain:
1271 irq_domain_remove(mvchip->domain);
1272 err_pwm:
1273 pwmchip_remove(&mvchip->mvpwm->chip);
1274
1275 return err;
1276 }
1277
1278 static struct platform_driver mvebu_gpio_driver = {
1279 .driver = {
1280 .name = "mvebu-gpio",
1281 .of_match_table = mvebu_gpio_of_match,
1282 },
1283 .probe = mvebu_gpio_probe,
1284 .suspend = mvebu_gpio_suspend,
1285 .resume = mvebu_gpio_resume,
1286 };
1287 builtin_platform_driver(mvebu_gpio_driver);
Linux with added FPC-III support