Merge from mainline.
[llvm-complete.git] / test / TableGen / IntBitInit.td
blobb949bfea7b13f846e4400ebade597f1ff6da7a61
1 // RUN: tblgen %s
2 def {
3   bit A = 1;
4   int B = A;