[ARM] VQADD instructions
[llvm-complete.git] / lib / Target / Sparc / MCTargetDesc / SparcMCTargetDesc.h
blobe5699bb1c13370ad0f027953231177663d4fdb85
1 //===-- SparcMCTargetDesc.h - Sparc Target Descriptions ---------*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 // This file provides Sparc specific target descriptions.
11 //===----------------------------------------------------------------------===//
13 #ifndef LLVM_LIB_TARGET_SPARC_MCTARGETDESC_SPARCMCTARGETDESC_H
14 #define LLVM_LIB_TARGET_SPARC_MCTARGETDESC_SPARCMCTARGETDESC_H
16 #include "llvm/Support/DataTypes.h"
18 #include <memory>
20 namespace llvm {
21 class MCAsmBackend;
22 class MCCodeEmitter;
23 class MCContext;
24 class MCInstrInfo;
25 class MCObjectTargetWriter;
26 class MCRegisterInfo;
27 class MCSubtargetInfo;
28 class MCTargetOptions;
29 class Target;
30 class Triple;
31 class StringRef;
32 class raw_pwrite_stream;
33 class raw_ostream;
35 MCCodeEmitter *createSparcMCCodeEmitter(const MCInstrInfo &MCII,
36 const MCRegisterInfo &MRI,
37 MCContext &Ctx);
38 MCAsmBackend *createSparcAsmBackend(const Target &T, const MCSubtargetInfo &STI,
39 const MCRegisterInfo &MRI,
40 const MCTargetOptions &Options);
41 std::unique_ptr<MCObjectTargetWriter> createSparcELFObjectWriter(bool Is64Bit,
42 uint8_t OSABI);
43 } // End llvm namespace
45 // Defines symbolic names for Sparc registers. This defines a mapping from
46 // register name to register number.
48 #define GET_REGINFO_ENUM
49 #include "SparcGenRegisterInfo.inc"
51 // Defines symbolic names for the Sparc instructions.
53 #define GET_INSTRINFO_ENUM
54 #include "SparcGenInstrInfo.inc"
56 #define GET_SUBTARGETINFO_ENUM
57 #include "SparcGenSubtargetInfo.inc"
59 #endif