[yaml2obj/obj2yaml] - Add support for SHT_LLVM_ADDRSIG sections.
[llvm-complete.git] / docs / AMDGPU / gfx10_addr_mimg.rst
blob882fd8c9f61aa41bc6b591e000d188463cb9017b
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid10_addr_mimg:
10 vaddr
11 ===========================
13 Image address which includes from one to four dimensional coordinates and other data used to locate a position in the image.
15 This operand may be specified using either :ref:`standard VGPR syntax<amdgpu_synid_v>` or special :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`.
17 *Size:* 1-13 dwords. Actual size depends on syntax, opcode, :ref:`dim<amdgpu_synid_dim>` and :ref:`a16<amdgpu_synid_a16>`.
19 * If specified using :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`, the size is 1-13 dwords.
20 * If specified using :ref:`standard VGPR syntax<amdgpu_synid_vcc_lo>`, the size is 1, 2, 3, 4, 8 or 16 dwords. Note that assembler currently supports a limited range of register sequences.
23 *Operands:* :ref:`v<amdgpu_synid_v>`