test/MC/AArch64/SVE2/ldnt1sw-diagnostics.s

   1 // RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2  2>&1 < %s| FileCheck %s
   2
   3
   4 // --------------------------------------------------------------------------//
   5 // Invalid result type.
   6
   7 ldnt1sw { z0.b }, p0/z, [z0.s]
   8 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
   9 // CHECK-NEXT: ldnt1sw { z0.b }, p0/z, [z0.s]
  10 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  11
  12 ldnt1sw { z0.h }, p0/z, [z0.s]
  13 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  14 // CHECK-NEXT: ldnt1sw { z0.h }, p0/z, [z0.s]
  15 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  16
  17 ldnt1sw { z0.s }, p0/z, [z0.s]
  18 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  19 // CHECK-NEXT: ldnt1sw { z0.s }, p0/z, [z0.s]
  20 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  21
  22
  23 // --------------------------------------------------------------------------//
  24 // Invalid base vector.
  25
  26 ldnt1sw { z0.d }, p0/z, [z0.b]
  27 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
  28 // CHECK-NEXT: ldnt1sw { z0.d }, p0/z, [z0.b]
  29 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  30
  31
  32 // --------------------------------------------------------------------------//
  33 // Invalid offset type.
  34
  35 ldnt1sw { z0.d }, p0/z, [z0.d, z1.d]
  36 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  37 // CHECK-NEXT: ldnt1sw { z0.d }, p0/z, [z0.d, z1.d]
  38 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  39
  40
  41 // --------------------------------------------------------------------------//
  42 // Invalid predicate operation
  43
  44 ldnt1sw { z0.d }, p0/m, [z0.d]
  45 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  46 // CHECK-NEXT: ldnt1sw { z0.d }, p0/m, [z0.d]
  47 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  48
  49
  50 // --------------------------------------------------------------------------//
  51 // restricted predicate has range [0, 7].
  52
  53 ldnt1sw { z27.d }, p8/z, [z0.d]
  54 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
  55 // CHECK-NEXT: ldnt1sw { z27.d }, p8/z, [z0.d]
  56 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  57
  58
  59 // --------------------------------------------------------------------------//
  60 // Invalid vector list.
  61
  62 ldnt1sw { }, p0/z, [z0.d]
  63 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector register expected
  64 // CHECK-NEXT: ldnt1sw { }, p0/z, [z0.d]
  65 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  66
  67 ldnt1sw { z0.d, z1.d }, p0/z, [z0.d]
  68 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  69 // CHECK-NEXT: ldnt1sw { z0.d, z1.d }, p0/z, [z0.d]
  70 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  71
  72 ldnt1sw { v0.2d }, p0/z, [z0.d]
  73 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
  74 // CHECK-NEXT: ldnt1sw { v0.2d }, p0/z, [z0.d]
  75 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  76
  77
  78 // --------------------------------------------------------------------------//
  79 // Negative tests for instructions that are incompatible with movprfx
  80
  81 movprfx z0.d, p0/z, z7.d
  82 ldnt1sw  { z0.d }, p0/z, [z0.d, x0]
  83 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
  84 // CHECK-NEXT: ldnt1sw  { z0.d }, p0/z, [z0.d, x0]
  85 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
  86
  87 movprfx z0, z7
  88 ldnt1sw  { z0.d }, p0/z, [z0.d, x0]
  89 // CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
  90 // CHECK-NEXT: ldnt1sw  { z0.d }, p0/z, [z0.d, x0]
  91 // CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}: