[Alignment][NFC] TargetCallingConv::setOrigAlign and TargetLowering::getABIAlignmentF...
[llvm-core.git] / docs / AMDGPU / gfx10_dst_mimg_gather4.rst
blob90b8593538800f26e5ed39d6b6b3bc10816f805e
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid10_dst_mimg_gather4:
10 vdst
11 ===========================
13 Image data to load by an *image_gather4* instruction.
15 *Size:* 4 data elements by default. Each data element occupies either 32 bits or 16 bits depending on :ref:`d16<amdgpu_synid_d16>`.
17 :ref:`d16<amdgpu_synid_d16>` and :ref:`tfe<amdgpu_synid_tfe>` affect operand size as follows:
19 * :ref:`d16<amdgpu_synid_d16>` specifies that data elements in registers are packed; each value occupies 16 bits.
20 * :ref:`tfe<amdgpu_synid_tfe>` adds one dword if specified.
22 *Operands:* :ref:`v<amdgpu_synid_v>`