[Alignment][NFC] TargetCallingConv::setOrigAlign and TargetLowering::getABIAlignmentF...
[llvm-core.git] / docs / AMDGPU / gfx10_dst_mimg_regular_d16.rst
blob9217574c9c4203fe7aa7634259423529b9d4d962
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid10_dst_mimg_regular_d16:
10 vdst
11 ===========================
13 Image data to load by an image instruction.
15 *Size:* depends on :ref:`dmask<amdgpu_synid_dmask>`, :ref:`tfe<amdgpu_synid_tfe>` and :ref:`d16<amdgpu_synid_d16>`:
17 * :ref:`dmask<amdgpu_synid_dmask>` may specify from 1 to 4 data elements. Each data element occupies either 32 bits or 16 bits depending on :ref:`d16<amdgpu_synid_d16>`.
18 * :ref:`d16<amdgpu_synid_d16>` specifies that data elements in registers are packed; each value occupies 16 bits.
19 * :ref:`tfe<amdgpu_synid_tfe>` adds 1 dword if specified.
22 *Operands:* :ref:`v<amdgpu_synid_v>`