[llvm-exegesis][NFC] Pass Instruction instead of bare Opcode
[llvm-core.git] / lib / Target / 
tree09c382ce0bc724eac6b40a079a9e78a05bc44e17
drwxr-xr-x   ..
drwxr-xr-x - AArch64
drwxr-xr-x - AMDGPU
drwxr-xr-x - ARC
drwxr-xr-x - ARM
drwxr-xr-x - AVR
drwxr-xr-x - BPF
-rw-r--r-- 755 CMakeLists.txt
drwxr-xr-x - Hexagon
-rw-r--r-- 1920 LLVMBuild.txt
drwxr-xr-x - Lanai
drwxr-xr-x - MSP430
drwxr-xr-x - Mips
drwxr-xr-x - NVPTX
drwxr-xr-x - Nios2
drwxr-xr-x - PowerPC
-rw-r--r-- 71220 README.txt
drwxr-xr-x - RISCV
drwxr-xr-x - Sparc
drwxr-xr-x - SystemZ
-rw-r--r-- 4790 Target.cpp
-rw-r--r-- 932 TargetIntrinsicInfo.cpp
-rw-r--r-- 13363 TargetLoweringObjectFile.cpp
-rw-r--r-- 10806 TargetMachine.cpp
-rw-r--r-- 7541 TargetMachineC.cpp
drwxr-xr-x - WebAssembly
drwxr-xr-x - X86
drwxr-xr-x - XCore