repo.or.cz
/
llvm-core.git
/
tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
history
|
HEAD
|
snapshot (
tar.gz
zip
)
[Alignment][NFC] Convert StoreInst to MaybeAlign
[llvm-core.git]
/
lib
/
Target
/
RISCV
/
tree
d2e2d5903d8ed298dcc18ebb98bef4b43ab38cbc
drwxr-xr-x
..
drwxr-xr-x
-
AsmParser
tree
|
history
-rw-r--r--
1459
CMakeLists.txt
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
Disassembler
tree
|
history
-rw-r--r--
1059
LLVMBuild.txt
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
MCTargetDesc
tree
|
history
-rw-r--r--
1752
RISCV.h
blob
|
blame
|
history
|
raw
-rw-r--r--
4548
RISCV.td
blob
|
blame
|
history
|
raw
-rw-r--r--
5075
RISCVAsmPrinter.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1517
RISCVCallLowering.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1398
RISCVCallLowering.h
blob
|
blame
|
history
|
raw
-rw-r--r--
2322
RISCVCallingConv.td
blob
|
blame
|
history
|
raw
-rw-r--r--
25618
RISCVExpandPseudoInsts.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
19187
RISCVFrameLowering.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
2455
RISCVFrameLowering.h
blob
|
blame
|
history
|
raw
-rw-r--r--
9515
RISCVISelDAGToDAG.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
110546
RISCVISelLowering.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
9217
RISCVISelLowering.h
blob
|
blame
|
history
|
raw
-rw-r--r--
10021
RISCVInstrFormats.td
blob
|
blame
|
history
|
raw
-rw-r--r--
5099
RISCVInstrFormatsC.td
blob
|
blame
|
history
|
raw
-rw-r--r--
17484
RISCVInstrInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
3674
RISCVInstrInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
42994
RISCVInstrInfo.td
blob
|
blame
|
history
|
raw
-rw-r--r--
16317
RISCVInstrInfoA.td
blob
|
blame
|
history
|
raw
-rw-r--r--
32164
RISCVInstrInfoC.td
blob
|
blame
|
history
|
raw
-rw-r--r--
13312
RISCVInstrInfoD.td
blob
|
blame
|
history
|
raw
-rw-r--r--
16330
RISCVInstrInfoF.td
blob
|
blame
|
history
|
raw
-rw-r--r--
3540
RISCVInstrInfoM.td
blob
|
blame
|
history
|
raw
-rw-r--r--
3222
RISCVInstructionSelector.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
870
RISCVLegalizerInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1000
RISCVLegalizerInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
4407
RISCVMCInstLower.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1883
RISCVMachineFunctionInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
11327
RISCVMergeBaseOffset.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1068
RISCVRegisterBankInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1248
RISCVRegisterBankInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
537
RISCVRegisterBanks.td
blob
|
blame
|
history
|
raw
-rw-r--r--
5944
RISCVRegisterInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
2020
RISCVRegisterInfo.h
blob
|
blame
|
history
|
raw
-rw-r--r--
9827
RISCVRegisterInfo.td
blob
|
blame
|
history
|
raw
-rw-r--r--
2623
RISCVSubtarget.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
4209
RISCVSubtarget.h
blob
|
blame
|
history
|
raw
-rw-r--r--
11412
RISCVSystemOperands.td
blob
|
blame
|
history
|
raw
-rw-r--r--
4731
RISCVTargetMachine.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1603
RISCVTargetMachine.h
blob
|
blame
|
history
|
raw
-rw-r--r--
4206
RISCVTargetObjectFile.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1720
RISCVTargetObjectFile.h
blob
|
blame
|
history
|
raw
-rw-r--r--
2948
RISCVTargetTransformInfo.cpp
blob
|
blame
|
history
|
raw
-rw-r--r--
1940
RISCVTargetTransformInfo.h
blob
|
blame
|
history
|
raw
drwxr-xr-x
-
TargetInfo
tree
|
history
drwxr-xr-x
-
Utils
tree
|
history