[RISCV] Support postRA vsetvl insertion pass (#70549)
[llvm-project.git] / llvm / .clang-tidy
blob47bc73c13f192600d95d5032ae47dc849c4da855
1 InheritParentConfig: true