[RISCV] Refactor predicates for rvv intrinsic patterns.
[llvm-project.git] / llvm / docs / AMDGPU / gfx1030_sdst_54e16e.rst
blobfe11c50b5a30a650b1eb8dd6fcc6a3563cf36e7a
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx1030_sdst_54e16e:
10 sdst
11 ====
13 Instruction output.
15 *Size:* 1 dword.
17 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:`ttmp<amdgpu_synid_ttmp>`, :ref:`null<amdgpu_synid_null>`