[RISCV] Refactor predicates for rvv intrinsic patterns.
[llvm-project.git] / llvm / docs / AMDGPU / gfx1030_vdst_5d50a1.rst
blob7b789abd5616bd41c45e68437c9a34031a8fa9b5
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx1030_vdst_5d50a1:
10 vdst
11 ====
13 Instruction output: data read from a memory buffer.
15 *Size:* 1 dword by default. :ref:`tfe<amdgpu_synid_tfe>` adds 1 dword if specified.
17 *Operands:* :ref:`v<amdgpu_synid_v>`