[RISCV] Refactor predicates for rvv intrinsic patterns.
[llvm-project.git] / llvm / docs / AMDGPU / gfx10_vdst_bdb32f.rst
blobd34fb048940f15e390f47c1003a884e11491dfc5
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx10_vdst_bdb32f:
10 vdst
11 ====
13 Instruction output.
15 *Size:* 2 dwords.
17 *Operands:* :ref:`v<amdgpu_synid_v>`