[RISCV] Refactor predicates for rvv intrinsic patterns.
[llvm-project.git] / llvm / docs / AMDGPU / gfx7_sbase_382fdf.rst
blob94bacc4e0de0a0fc5292bc993ae66ef16f3831a3
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx7_sbase_382fdf:
10 sbase
11 =====
13 A 64-bit base address for scalar memory operations.
15 *Size:* 2 dwords.
17 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`flat_scratch<amdgpu_synid_flat_scratch>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:`trap<amdgpu_synid_trap>`