[RISCV] Refactor predicates for rvv intrinsic patterns.
[llvm-project.git] / llvm / docs / AMDGPU / gfx940_vdst_260aca.rst
blob147e562dc2f4907e2ab0cf8fd6c034d187b1b556
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx940_vdst_260aca:
10 vdst
11 ====
13 Instruction output.
15 *Size:* 3 dwords.
17 *Operands:* :ref:`v<amdgpu_synid_v>`, :ref:`a<amdgpu_synid_a>`