[RISCV] Add i16->i32 G_ZEXT/G_SEXT patterns for RV64.
[llvm-project.git] / lldb / test / Shell / Driver / Inputs / syntax_error.py
blob587b8043decf4cf9e0a97b6e3ca120cda36ec0f6
1 prlnt("foo")