[X86] Improve F16C CVT schedules on SNB/HSW/BDW
[llvm-project.git] / llvm / docs / AMDGPU / gfx10_sdata_c1aec6.rst
blob82cdc188d2448b232ea20f892f16e5ef77a94dcf
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx10_sdata_c1aec6:
10 sdata
11 =====
13 Input data for an atomic instruction.
15 Optionally, this operand may be used to store output data:
17 * If :ref:`glc<amdgpu_synid_glc>` is specified, gets the memory value before the operation.
19 *Size:* 4 dwords.
21 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`ttmp<amdgpu_synid_ttmp>`