[X86] Improve F16C CVT schedules on SNB/HSW/BDW
[llvm-project.git] / llvm / docs / AMDGPU / gfx10_vdst_5d50a1.rst
blobc24a7b0e37387cf5f80f3008e90bbb7faab6aafd
1 ..
2     **************************************************
3     *                                                *
4     *   Automatically generated file, do not edit!   *
5     *                                                *
6     **************************************************
8 .. _amdgpu_synid_gfx10_vdst_5d50a1:
10 vdst
11 ====
13 Instruction output: data read from a memory buffer.
15 *Size:* 1 dword by default. :ref:`tfe<amdgpu_synid_tfe>` adds 1 dword if specified.
17 *Operands:* :ref:`v<amdgpu_synid_v>`