[RISCV] Match vcompress during shuffle lowering (#117748)main
[llvm-project.git] / llvm / test / Transforms / CodeGenPrepare / ARM / 
tree996884c70a21a3f0195ea6a8c0a5a1ff8a4d24e1
drwxr-xr-x   ..
-rw-r--r-- 1389 bitreverse-recognize.ll
-rw-r--r-- 7497 branch-on-zero.ll
-rw-r--r-- 558 dead-gep.ll
-rw-r--r-- 4063 large-offset-gep.ll
-rw-r--r-- 67 lit.local.cfg
-rw-r--r-- 2232 memory-intrinsics.ll
-rw-r--r-- 1175 overflow-intrinsics.ll
-rw-r--r-- 9550 sink-add-mul-shufflevector-inseltpoison.ll
-rw-r--r-- 9522 sink-add-mul-shufflevector.ll
-rw-r--r-- 13455 sink-addrmode.ll
-rw-r--r-- 9926 sink-free-instructions-inseltpoison.ll
-rw-r--r-- 9914 sink-free-instructions.ll
-rw-r--r-- 5301 sinkchain-inseltpoison.ll
-rw-r--r-- 5291 sinkchain.ll
-rw-r--r-- 1180 splitgep.ll
-rw-r--r-- 2011 tailcall-dup.ll