1 ; RUN: llc < %s -march=x86 | grep "#%ebp %edi %ebx 8(%esi) %eax %dl"
2 ; RUN: llc < %s -march=x86 -regalloc=fast | grep "#%ebx %esi %edi 8(%ebp) %eax %dl"
4 ; The 1st, 2nd, 3rd and 5th registers above must all be different. The registers
5 ; referenced in the 4th and 6th operands must not be the same as the 1st or 5th
6 ; operand. There are many combinations that work; this is what llc puts out now.
8 target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
9 target triple = "i386-apple-darwin8"
10 %struct.foo = type { i32, i32, i8* }
12 define i32 @get(%struct.foo* %c, i8* %state) nounwind {
14 %0 = getelementptr %struct.foo* %c, i32 0, i32 0 ; <i32*> [#uses=2]
15 %1 = getelementptr %struct.foo* %c, i32 0, i32 1 ; <i32*> [#uses=2]
16 %2 = getelementptr %struct.foo* %c, i32 0, i32 2 ; <i8**> [#uses=2]
17 %3 = load i32* %0, align 4 ; <i32> [#uses=1]
18 %4 = load i32* %1, align 4 ; <i32> [#uses=1]
19 %5 = load i8* %state, align 1 ; <i8> [#uses=1]
20 %asmtmp = tail call { i32, i32, i32, i32 } asm sideeffect "#$0 $1 $2 $3 $4 $5", "=&r,=r,=r,=*m,=&q,=*imr,1,2,*m,5,~{dirflag},~{fpsr},~{flags},~{cx}"(i8** %2, i8* %state, i32 %3, i32 %4, i8** %2, i8 %5) nounwind ; <{ i32, i32, i32, i32 }> [#uses=3]
21 %asmresult = extractvalue { i32, i32, i32, i32 } %asmtmp, 0 ; <i32> [#uses=1]
22 %asmresult1 = extractvalue { i32, i32, i32, i32 } %asmtmp, 1 ; <i32> [#uses=1]
23 store i32 %asmresult1, i32* %0
24 %asmresult2 = extractvalue { i32, i32, i32, i32 } %asmtmp, 2 ; <i32> [#uses=1]
25 store i32 %asmresult2, i32* %1