* better
[mascara-docs.git] / hw / i386.reference / WAIT.htm
blob0661482212a2f5c8f014142183a23afa13cf8786
1 <!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML 2.0//EN">
2 <HTML>
3 <HEAD>
4 <TITLE>80386 Programmer's Reference Manual -- Opcode WAIT</TITLE>
5 </HEAD>
6 <BODY>
7 <B>up:</B> <A HREF="c17.htm">
8 Chapter 17 -- 80386 Instruction Set</A><BR>
9 <B>prev:</B><A HREF="VERR.htm"> VERR Verify a Segment for Reading or Writing</A><BR>
10 <B>next:</B><A HREF="XCHG.htm"> XCHG Exchange Register/Memory with Register</A>
11 <P>
12 <HR>
13 <P>
14 <H1>WAIT -- Wait until BUSY# Pin is Inactive (HIGH)</H1>
16 <PRE>
17 Opcode Instruction Clocks Description
19 9B WAIT 6 min. Wait until BUSY pin is inactive (HIGH)
20 </PRE>
23 <H2>Description</H2>
25 WAIT suspends execution of 80386 instructions until the BUSY# pin is
26 inactive (high). The BUSY# pin is driven by the 80287 numeric processor
27 extension.
29 <H2>Flags Affected</H2>
31 None
33 <H2>Protected Mode Exceptions</H2>
35 #NM if the task-switched flag in the machine status word (the lower 16 bits
36 of register CR0) is set; #MF if the ERROR# input pin is asserted (i.e., the
37 80287 has detected an unmasked numeric error)
39 <H2>Real Address Mode Exceptions</H2>
41 Same exceptions as in Protected Mode
43 <H2>Virtual 8086 Mode Exceptions</H2>
45 Same exceptions as in Protected Mode
48 <P>
49 <HR>
50 <P>
51 <B>up:</B> <A HREF="c17.htm">
52 Chapter 17 -- 80386 Instruction Set</A><BR>
53 <B>prev:</B><A HREF="VERR.htm"> VERR Verify a Segment for Reading or Writing</A><BR>
54 <B>next:</B><A HREF="XCHG.htm"> XCHG Exchange Register/Memory with Register</A>
55 </BODY>