?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
3.1.7 branch.
[minix.git] / drivers / fxp / fxp.h
blobec1298b692a2ead902ec0356cea797bb037dd5fa
1 /*
2 ibm/fxp.h
3
4 Registers and datastructures of the Intel 82557, 82558, 82559, 82550,
5 and 82562 fast ethernet controllers.
6
7 Created: Nov 2004 by Philip Homburg <philip@f-mnx.phicoh.com>
8 */
9
10 #ifndef _FXP_FXP_H
11 #define _FXP_FXP_H
12
13 #define VERBOSE 0 /* display output during intialization */
14
15 /* Revisions in PCI_REV */
16 #define FXP_REV_82557A 0x01
17 #define FXP_REV_82557B 0x02
18 #define FXP_REV_82557C 0x03
19 #define FXP_REV_82558A 0x04
20 #define FXP_REV_82558B 0x05
21 #define FXP_REV_82559A 0x06
22 #define FXP_REV_82559B 0x07
23 #define FXP_REV_82559C 0x08
24 #define FXP_REV_82559ERA 0x09
25 #define FXP_REV_82550_1 0x0C
26 #define FXP_REV_82550_2 0x0D
27 #define FXP_REV_82550_3 0x0E
28 #define FXP_REV_82551_1 0x0F
29 #define FXP_REV_82551_2 0x10
30 #define FXP_REV_82801DB 0x81
31
32 /* Control/Status Registers (CSR). The first 8 bytes are called
33 * System Control Block (SCB)
34 */
35 #define SCB_STATUS 0x00 /* Lower half of the SCB status word. CU and
36 * RU status.
37 */
38 #define SS_CUS_MASK 0xC0 /* CU Status */
39 #define SS_CU_IDLE 0x00 /* Idle */
40 #define SS_CU_SUSP 0x40 /* Suspended */
41 #define SS_CU_LPQA 0x80 /* LPQ Active */
42 #define SS_CU_HQPA 0xC0 /* HQP Active */
43 #define SS_RUS_MASK 0x3C /* RU Status */
44 #define SS_RU_IDLE 0x00 /* Idle */
45 #define SS_RU_SUSP 0x04 /* Suspended */
46 #define SS_RU_NORES 0x08 /* No Resources */
47 #define SS_RU_READY 0x10 /* Ready */
48 /* Other values are reserved */
49 #define SS_RESERVED 0x03 /* Reserved */
50 #define SCB_INT_STAT 0x01 /* Upper half of the SCB status word.
51 * Interrupt status. Also used to acknoledge
52 * interrupts.
53 */
54 #define SIS_CX 0x80 /* CU command with interrupt bit set. On
55 * 82557 also TNO Interrupt.
56 */
57 #define SIS_FR 0x40 /* Frame Received */
58 #define SIS_CNA 0x20 /* CU Not Active */
59 #define SIS_RNR 0x10 /* RU Not Ready */
60 #define SIS_MDI 0x08 /* MDI read/write cycle completed */
61 #define SIS_SWI 0x04 /* Software Interrupt */
62 #define SIS_RES 0x02 /* Reserved */
63 #define SIS_FCP 0x01 /* Flow Control Pause Interrupt (82558 and
64 * later, reserved on 82557)
65 */
66 #define SCB_CMD 0x02 /* Lower half of the SCB command word. CU and
67 * RU commands.
68 */
69 #define SC_CUC_MASK 0xF0
70 #define SC_CU_NOP 0x00 /* NOP */
71 #define SC_CU_START 0x10 /* Start CU */
72 #define SC_CU_RESUME 0x20 /* Resume CU */
73 #define SC_CU_LOAD_DCA 0x40 /* Load Dump Counters Address */
74 #define SC_CU_DUMP_SC 0x50 /* Dump Statistical Counters */
75 #define SC_CU_LOAD_BASE 0x60 /* Load CU Base */
76 #define SC_CU_DUMP_RSET_SC 0x70 /* Dump and Reset Counters */
77 #define SC_CU_STATIC_RESUME 0xA0 /* Static Resume, 82558 and
78 * above
79 */
80 #define SC_RESERVED 0x08 /* Reserved */
81 #define SC_RUC_MASK 0x07 /* RU Command Mask */
82 #define SC_RU_NOP 0x00 /* NOP */
83 #define SC_RU_START 0x01 /* Start RU */
84 #define SC_RU_RESUME 0x02 /* Resume RU */
85 #define SC_RU_DMA_REDIR 0x03 /* DMA Redirect */
86 #define SC_RU_ABORT 0x04 /* Abort RU */
87 #define SC_RU_LOAD_HDR 0x05 /* Load Header Data Size */
88 #define SC_RU_LOAD_BASE 0x06 /* Load RU Base */
89 #define SCB_INT_MASK 0x03 /* Upper half of the SCB command word.
90 * Interrupt mask. Can also be used to
91 * generate a 'software' interrupt.
92 */
93 /* The following 6 mask bits are not valid on
94 * the 82557.
95 */
96 #define SIM_CX 0x80 /* Mask CX */
97 #define SIM_FR 0x40 /* Mask FR */
98 #define SIM_CNA 0x20 /* Mask CNA */
99 #define SIM_RNR 0x10 /* Mask RNR */
100 #define SIM_ER 0x08 /* Mask ER */
101 #define SIM_FCP 0x04 /* Mask FCP */
102 #define SIM_SI 0x02 /* Generate Software Interrupt */
103 #define SIM_M 0x01 /* Mask all interrupts */
104 #define SCB_POINTER 0x04 /* A 32-bit (pointer) argument for CU and RU
105 * commands.
106 */
107 #define CSR_PORT 0x08 /* Control functions that bypass the SCB */
108 #define CP_PTR_MASK 0xFFFFFFF0 /* Argument pointer */
109 #define CP_CMD_MASK 0x0000000F /* Commands bits */
110 #define CP_CMD_SOFT_RESET 0x00000000 /* Software reset */
111 #define CSR_PORT_RESET_DELAY 10 /* Wait for reset to
112 * complete. In micro
113 * seconds.
114 */
115 #define CP_CMD_SELF_TEST 0x00000001 /* Self test */
116 #define CP_CMD_SEL_RESET 0x00000002 /* Selective reset */
117 #define CP_CMD_DUMP 0x00000003 /* Dump */
118 #define CP_CMD_DUMP_WAKEUP 0x00000007 /* Dump and wake-up,
119 * 82559 and later.
120 */
121 #define CSR_RESERVED 0x0C /* reserved, 16-bits */
122 #define CSR_EEPROM 0x0E /* EEPROM Control Register */
123 #define CE_RESERVED 0xF0 /* Reserved */
124 #define CE_EEDO 0x08 /* Serial Data Out (of the EEPROM) */
125 #define CE_EEDI 0x04 /* Serial Data In (to the EEPROM) */
126 #define CE_EECS 0x02 /* Chip Select */
127 #define CE_EESK 0x01 /* Serial Clock */
128 #define CSR_RESERVED1 0x0F /* Reserved */
129 #define CSR_MDI_CTL 0x10 /* MDI Control Register, 32-bits */
130 #define CM_RESERVED 0xC0000000 /* Reserved */
131 #define CM_IE 0x20000000 /* Enable Interrupt */
132 #define CM_READY 0x10000000 /* Command completed */
133 #define CM_OPCODE_MASK 0x0C000000 /* Opcode */
134 #define CM_WRITE 0x04000000 /* Write */
135 #define CM_READ 0x08000000 /* Read */
136 #define CM_PHYADDR_MASK 0x03E00000 /* Which PHY */
137 #define CM_PHYADDR_SHIFT 21
138 #define CM_REG_MASK 0x001F0000 /* Which register in the PHY */
139 #define CM_REG_SHIFT 16
140 #define CM_DATA_MASK 0x0000FFFF /* Data to be read or written */
141
142 /* Control Block List (CBL) commands */
143 #define CBL_NOP 0 /* No-operation */
144 #define CBL_AIS 1 /* Individual Address Setup */
145 #define CBL_CONF 2 /* Configure NIC */
146 #define CBL_MAS 3 /* Multicast Address Setup */
147 #define CBL_XMIT 4 /* Transmit */
148 #define CBL_LM 5 /* Load Microcode */
149 #define CBL_DUMP 6 /* Dump Internal Registers */
150 #define CBL_DIAG 7 /* Diagnose Command */
151
152 /* Common command fields */
153 #define CBL_C_CMD_MASK 0x0007 /* Command bits */
154 #define CBL_C_EL 0x8000 /* End of CBL */
155 #define CBL_C_S 0x4000 /* Suspend after the completion of the CB */
156 #define CBL_C_I 0x2000 /* Request CX Interrupt */
157 #define CBL_C_RES 0x1FF8 /* Reserved */
158
159 /* Command flags */
160 #define CBL_F_C 0x8000 /* Command has completed */
161 #define CBL_F_RES1 0x4000 /* Reserved */
162 #define CBL_F_OK 0x2000 /* Command was executed without errors */
163 #define CBL_F_RES0 0x1FFF /* Reserved */
164
165 /* Individual Address Setup (1) */
166 struct ias
167 {
168 u16_t ias_status;
169 u16_t ias_command;
170 u32_t ias_linkaddr;
171 u8_t ias_ethaddr[6];
172 u8_t ias_reserved[2];
173 };
174
175 /* Configure (2) */
176 #define CC_BYTES_NR 22 /* Number of configuration bytes */
177 struct cbl_conf
178 {
179 u16_t cc_status;
180 u16_t cc_command;
181 u32_t cc_linkaddr;
182 u8_t cc_bytes[CC_BYTES_NR];
183 };
184
185 /* Byte 0 */
186 #define CCB0_RES 0xC0 /* Reserved (0) */
187 #define CCB0_BYTECOUNT 0x3F /* Byte Count (typically either 8 or 22) */
188
189 /* Byte 1 */
190 #define CCB1_RES 0x80 /* Reserved (0) */
191 #define CCB1_TXFIFO_LIM 0x70 /* Transmit FIFO Limit, in DWORDS */
192 #define CTL_DEFAULT 0x00 /* 0 bytes */
193 #define CCB1_RXFIFO_LIM 0x0F /* Receive FIFO Limit */
194 #define CRL_DEFAULT 0x08 /* 32 bytes on 82557, 64 bytes on
195 * 82558/82559.
196 */
197
198 /* Byte 2 */
199 #define CCB2_AIFS 0xFF /* Adaptive IFS */
200 #define CAI_DEFAULT 0
201
202 /* Byte 3 */
203 /* Reserved (must be 0) on 82557 */
204 #define CCB3_RES 0xF0 /* Reserved (0) */
205 #define CCB3_TWCL 0x08 /* Terminate Write on Cache Line */
206 #define CCB3_RAE 0x04 /* Read Alignment Enable */
207 #define CCB3_TE 0x02 /* Type Enable??? */
208 #define CCB3_MWIE 0x01 /* Memory Write and Invalidate (MWI) Enable
209 * Additionally the MWI bit in the PCI
210 * command register has to be set.
211 * Recommended by Intel.
212 */
213
214 /* Byte 4 */
215 #define CCB4_RES 0x80 /* Reserved (0) */
216 #define CCB4_RXDMA_MAX 0x7F /* Receive DMA Maximum Byte Count */
217
218 /* Byte 5 */
219 #define CCB5_DMBCE 0x80 /* DMA Maximum Byte Count Enable */
220 #define CCB5_TXDMA_MAX 0x7F /* Transmit DMA Maximum Byte Count */
221
222 /* Byte 6 */
223 #define CCB6_SBF 0x80 /* Save Bad Frames */
224 #define CCB6_DORF 0x40 /* (Do not) Discard Overrun Receive Frame,
225 * Set this bit to keep them.
226 */
227 #define CCB6_ESC 0x20 /* Extended Statistical Counter. Reserved
228 * on 82557, must be set to 1.
229 * Clear this bit to get more counters.
230 */
231 #define CCB6_ETCB 0x10 /* Extended Transmit CB. Reserved on 82557,
232 * must be set to 1.
233 * Clear this bit to use Extended TxCBs.
234 */
235 #define CCB6_CI_INT 0x08 /* CPU Idle (CI) Interrupt. Generate a
236 * CI Int (bit set) or a CNA Int (bit clear)
237 * when the CU goes to the idle state (or
238 * to suspended for CNA).
239 */
240 #define CCB6_TNO_INT 0x04 /* Enable TNO Interrupt (82557 only) */
241 #define CCB6_TCOSC 0x04 /* TCO Statistical Counter (82559 only) */
242 #define CCB6_RES 0x02 /* Reserved, must be set to 1. Called "disable
243 * direct rcv dma mode" by the FreeBSD
244 * driver.
245 */
246 #define CCB6_LSCB 0x01 /* Late SCB Update. Only on 82557. */
247
248 /* Byte 7 */
249 #define CCB7_DTBD 0x80 /* Dynamic TBD. Reserved on 82557, should be
250 * be set to 0.
251 */
252 #define CCB7_2FFIFO 0x40 /* (At Most) Two Frames in FIFO. Reserved on
253 * 82557, should be set to 0.
254 */
255 #define CCB7_RES 0x38 /* Reserved (0) */
256 #define CCB7_UR 0x06 /* Underrun Retry */
257 #define CUR_0 0x00 /* No re-transmission */
258 #define CUR_1 0x02 /* One re-transmission */
259 #define CUR_2 0x04 /* Two re-transmissions, 1st retry with
260 * 512 bytes.
261 */
262 #define CUR_3 0x06 /* Tree re-transmissions, 1st retry
263 * with 512 bytes, 2nd retry with 1024.
264 */
265 #define CCB7_DSRF 0x01 /* Discard Short Receive Frames. */
266
267 /* Byte 8 */
268 #define CCB8_CSMAD 0x80 /* CSMA Disable. Reserved on 82557, should be
269 * set to zero.
270 */
271 #define CCB8_RES 0x7E /* Reserved (0) */
272 #define CCB8_503_MII 0x01 /* 503 mode or MII mode. Reserved on 82558
273 * and 82559, should be set to 1.
274 */
275
276 /* Byte 9 */
277 #define CCB9_MMWE 0x80 /* Multicast Match Wake Enable. 82558 B-step
278 * only, should be set to zero on other
279 * devices.
280 */
281 #define CCB9_AWE 0x40 /* ARP Wake-up Enable. 82558 B-step only,
282 * should be set to zero on other devices.
283 */
284 #define CCB9_LSCWE 0x20 /* Link Status Change Wake Enable. Available
285 * on 82558 B-step and 82559. Should be
286 * set to zero on 82557 and 82558 A-step
287 */
288 #define CCB9_VARP 0x10 /* VLAN ARP (82558 B-step) or VLAN TCO (82559).
289 * Should be zero on 82557 and 82558 A-step
290 */
291 #define CCB9_RES 0x0E /* Reserved (0) */
292 #define CCB9_TUC 0x01 /* TCP/UDP Checksum. 82559 only, should be
293 * zero on other devices.
294 */
295
296 /* Byte 10 */
297 #define CCB10_LOOPBACK 0xC0 /* Loopback mode */
298 #define CLB_NORMAL 0x00 /* Normal operation */
299 #define CLB_INTERNAL 0x40 /* Internal loopback */
300 #define CLB_RESERVED 0x80 /* Reserved */
301 #define CLB_EXTERNAL 0xC0 /* External loopback */
302 #define CCB10_PAL 0x30 /* Pre-amble length */
303 #define CPAL_1 0x00 /* 1 byte */
304 #define CPAL_3 0x10 /* 3 bytes */
305 #define CPAL_7 0x20 /* 7 bytes */
306 #define CPAL_15 0x30 /* 15 bytes */
307 #define CPAL_DEFAULT CPAL_7
308 #define CCB10_NSAI 0x08 /* No Source Address Insertion */
309 #define CCB10_RES1 0x06 /* Reserved, should be set to 1 */
310 #define CCB10_RES0 0x01 /* Reserved (0) */
311
312 /* Byte 11 */
313 #define CCB11_RES 0xF8 /* Reserved (0) */
314 #define CCB11_LINPRIO 0x07 /* Linear Priority. 82557 only,
315 * should be zero on other devices.
316 */
317
318 /* Byte 12 */
319 #define CCB12_IS 0xF0 /* Interframe spacing in multiples of
320 * 16 bit times.
321 */
322 #define CIS_DEFAULT 0x60 /* 96 (6 in register) */
323 #define CCB12_RES 0x0E /* Reserved (0) */
324 #define CCB12_LPM 0x01 /* Linear Priority Mode. 82557 only,
325 * should be zero on other devices.
326 */
327
328 /* Byte 13, 4th byte of IP address for ARP frame filtering. Only valid on
329 * 82558 B-step. Should be 0 on other devices.
330 */
331 #define CCB13_DEFAULT 0x00
332 /* Byte 14, 3rd byte of IP address for ARP fram efiltering. Only valid on
333 * 82558 B-step. Should be 0xF2 on other devices.
334 */
335 #define CCB14_DEFAULT 0xF2
336
337 /* Byte 15 */
338 #define CCB15_CRSCDT 0x80 /* CRS or CDT. */
339 #define CCB15_RES1 0x40 /* Reserved, should be set to one. */
340 #define CCB15_CRC16 0x20 /* 16-bit CRC. Only on 82559,
341 * should be zero on other devices
342 */
343 #define CCB15_IUL 0x10 /* Ignore U/L. Reserved on 82557 and
344 * should be set to zero.
345 */
346 #define CCB15_RES2 0x08 /* Reserved, should be set to one. */
347 #define CCB15_WAW 0x04 /* Wait After Win. Reserved on 82557,
348 * should be set to zero.
349 */
350 #define CCB15_BD 0x02 /* Broadcast disable */
351 #define CCB15_PM 0x01 /* Promiscuous mode */
352
353 /* Byte 16. FC Delay Least Significant Byte. Reserved on the 82557 and
354 * should be set to zero.
355 */
356 #define CCB16_DEFAULT 0x00
357
358 /* Byte 17. FC Delay Most Significant Byte. This byte is reserved on the
359 * 82557 and should be set to 0x40.
360 */
361 #define CCB17_DEFAULT 0x40
362
363 /* Byte 18 */
364 #define CCB18_RES1 0x80 /* Reserved, should be set to 1 */
365 #define CCB18_PFCT 0x70 /* Priority Flow Control Threshold.
366 * Reserved on the 82557 and should
367 * be set to 1. All bits 1 (disabled)
368 * is the recommended default.
369 */
370 #define CCB18_LROK 0x08 /* Long Receive OK. Reserved on the
371 * 82557 and should be set to zero.
372 * Required for VLANs.
373 */
374 #define CCB18_RCRCT 0x04 /* Receive CRC Transfer */
375 #define CCB18_PE 0x02 /* Padding Enable */
376 #define CCB18_SE 0x01 /* Stripping Enable */
377
378 /* Byte 19 */
379 #define CCB19_FDPE 0x80 /* Full Duplex Pin Enable */
380 #define CCB19_FFD 0x40 /* Force Full Duplex */
381 #define CCB19_RFC 0x20 /* Reject FC. Reserved on the 82557
382 * and should be set to zero.
383 */
384 #define CCB19_FDRSTAFC 0x10 /* Full Duplex Restart Flow Control.
385 * Reserved on the 82557 and should be
386 * set to zero.
387 */
388 #define CCB19_FDRSTOFC 0x08 /* Full Duplex Restop Flow Control.
389 * Reserved on the 82557 and should be
390 * set to zero.
391 */
392 #define CCB19_FDTFCD 0x04 /* Full Duplex Transmit Flow Control
393 * Disable. Reserved on the 82557 and
394 * should be set to zero.
395 */
396 #define CCB19_MPWD 0x02 /* Magic Packet Wake-up Disable.
397 * Reserved on the 82557 and 82559ER
398 * and should be set to zero.
399 */
400 #define CCB19_AW 0x01 /* Address Wake-up (82558 A-step) and
401 * IA Match Wake Enable (82558 B-step)
402 * Reserved on the 82557 and 82559 and
403 * should be set to zero.
404 */
405
406 /* Byte 20 */
407 #define CCB20_RES 0x80 /* Reserved (0) */
408 #define CCB20_MIA 0x40 /* Multiple IA */
409 #define CCB20_PFCL 0x20 /* Priority FC Location. Reserved on
410 * the 82557 and should be set to 1.
411 */
412 #define CCB20_RES1 0x1F /* Reserved, should be set to 1 */
413
414 /* Byte 21 */
415 #define CCB21_RES 0xF0 /* Reserved (0) */
416 #define CCB21_MA 0x08 /* Multicast All */
417 #define CCB21_RES1_MASK 0x07 /* Reserved, should be set to 5 */
418 #define CCB21_RES21 0x05
419
420 /* Transmit (4) */
421 struct tx
422 {
423 u16_t tx_status;
424 u16_t tx_command;
425 u32_t tx_linkaddr;
426 u32_t tx_tbda;
427 u16_t tx_size;
428 u8_t tx_tthresh;
429 u8_t tx_ntbd;
430 u8_t tx_buf[ETH_MAX_PACK_SIZE_TAGGED];
431 };
432
433 #define TXS_C 0x8000 /* Transmit DMA has completed */
434 #define TXS_RES 0x4000 /* Reserved */
435 #define TXS_OK 0x2000 /* Command was executed without error */
436 #define TXS_U 0x1000 /* This or previous frame encoutered underrun */
437 #define TXS_RES1 0x0FFF /* Reserved (0) */
438
439 #define TXC_EL 0x8000 /* End of List */
440 #define TXC_S 0x4000 /* Suspend after this CB */
441 #define TXC_I 0x2000 /* Interrupt after this CB */
442 #define TXC_CID_MASK 0x1F00 /* CNA Interrupt Delay */
443 #define TXC_RES 0x00E0 /* Reserved (0) */
444 #define TXC_NC 0x0010 /* No CRC and Source Address Insertion */
445 #define TXC_SF 0x0008 /* Not in Simplified Mode */
446 #define TXC_CMD 0x0007 /* Command */
447
448 #define TXSZ_EOF 0x8000 /* End of Frame */
449 #define TXSZ_RES 0x4000 /* Reserved (0) */
450 #define TXSZ_COUNT 0x3FFF /* Transmit Byte Count */
451
452 #define TX_TBDA_NIL 0xFFFFFFFF /* Null Pointer for TBD Array */
453
454 #define TXTT_MIN 0x01 /* Minimum for Transmit Threshold */
455 #define TXTT_MAX 0xE0 /* Maximum for Transmit Threshold */
456
457 /* Statistical Counters */
458 struct sc
459 {
460 u32_t sc_tx_good; /* Transmit Good Frames */
461 u32_t sc_tx_maxcol; /* Transmit Maximum Collisions errors */
462 u32_t sc_tx_latecol; /* Transmit Late Collisions errors */
463 u32_t sc_tx_underrun; /* Transmit Underrun errors */
464 u32_t sc_tx_crs; /* Transmit Lost Carrier Sense */
465 u32_t sc_tx_defered; /* Transmit Defered */
466 u32_t sc_tx_scol; /* Transmit Single Collision */
467 u32_t sc_tx_mcol; /* Transmit Multiple Collisions */
468 u32_t sc_tx_totcol; /* Transmit Total Collisions */
469 u32_t sc_rx_good; /* Receive Good Frames */
470 u32_t sc_rx_crc; /* Receive CRC errors */
471 u32_t sc_rx_align; /* Receive Alignment errors */
472 u32_t sc_rx_resource; /* Receive Resource errors */
473 u32_t sc_rx_overrun; /* Receive Overrun errors */
474 u32_t sc_rx_cd; /* Receive Collision Detect errors */
475 u32_t sc_rx_short; /* Receive Short Frame errors */
476
477 /* Short form ends here. The magic number will
478 * be stored in the next field.
479 */
480
481 u32_t sc_tx_fcp; /* Transmit Flow Control Pause */
482 u32_t sc_rx_fcp; /* Receive Flow Control Pause */
483 u32_t sc_rx_fcu; /* Receive Flow Control Unsupported */
484
485 /* Longer form (82558 and later) ends here.
486 * The magic number will be stored in the
487 * next field.
488 */
489
490 u32_t sc_tx_tco; /* Transmit TCO frames */
491 u32_t sc_rx_tco; /* Receive TCO frames */
492 u32_t sc_magic; /* Dump of counters completed */
493 };
494
495 #define SCM_DSC 0x0000A005 /* Magic for SC_CU_DUMP_SC command */
496 #define SCM_DRSC 0x0000A007 /* Magic for SC_CU_DUMP_RSET_SC cmd */
497
498 /* Receive Frame Descriptor (RFD) */
499 struct rfd
500 {
501 u16_t rfd_status;
502 u16_t rfd_command;
503 u32_t rfd_linkaddr;
504 u32_t rfd_reserved;
505 u16_t rfd_res;
506 u16_t rfd_size;
507 u8_t rfd_buf[ETH_MAX_PACK_SIZE_TAGGED];
508 };
509
510 #define RFDS_C 0x8000 /* Frame Reception Completed */
511 #define RFDS_RES 0x4000 /* Reserved (0) */
512 #define RFDS_OK 0x2000 /* Frame received without any errors */
513 #define RFDS_RES1 0x1000 /* Reserved */
514 #define RFDS_CRCERR 0x0800 /* CRC error */
515 #define RFDS_ALIGNERR 0x0400 /* Alignment error */
516 #define RFDS_OUTOFBUF 0x0200 /* Ran out of buffer space (frame is frager
517 * than supplied buffer).
518 */
519 #define RFDS_DMAOVR 0x0100 /* DMA overrun failure */
520 #define RFDS_TOOSHORT 0x0080 /* Frame Too Short */
521 #define RFDS_RES2 0x0040 /* Reserved */
522 #define RFDS_TYPED 0x0020 /* Frame Is Typed (Type/Length field is 0 or
523 * >1500)
524 */
525 #define RFDS_RXERR 0x0010 /* Receive Error */
526 #define RFDS_RES3 0x0008 /* Reserved */
527 #define RFDS_NOAM 0x0004 /* No Address Match */
528 #define RFDS_NOAIAM 0x0002 /* No IA Address Match */
529 #define RFDS_RXCOL 0x0001 /* Collition Detected During Reception (82557
530 * and 82558 only)
531 */
532 #define RFDS_TCO 0x0001 /* TCO Packet (82559 and later) */
533
534 #define RFDC_EL 0x8000 /* End of List */
535 #define RFDC_S 0x4000 /* Suspend */
536 #define RFDC_RES 0x3FE0 /* Reserved (0) */
537 #define RFDC_H 0x0010 /* Header RFD */
538 #define RFDC_SF 0x0008 /* (Not) Simplified Mode */
539 #define RFDC_RES1 0x0007 /* Reserved (0) */
540
541 #define RFDR_EOF 0x8000 /* End of Frame (all data is in the buffer) */
542 #define RFDR_F 0x4000 /* Finished updating the count field */
543 #define RFDR_COUNT 0x3FFF /* Actual Count */
544
545 #define RFDSZ_RES 0xC000 /* Reserved (0) */
546 #define RFDSZ_SIZE 0x3FFF /* Buffer Size */
547
548 /* EEPROM commands */
549 #define EEPROM_READ_PREFIX 0x6 /* Read command */
550 #define EEPROM_PREFIX_LEN 3 /* Start bit and two command bits */
551
552 /* EEPROM timing parameters */
553 #define EECS_DELAY 1 /* Keep EECS low for at least EECS_DELAY
554 * microseconds
555 */
556 #define EESK_PERIOD 4 /* A cycle of driving EESK high followed by
557 * driving EESK low should take at least
558 * EESK_PERIOD microseconds
559 */
560
561 /* Special registers in the 82555 (and compatible) PHYs. Should be moved
562 * to a separate file if other drivers need this too.
563 */
564 #define MII_SCR 0x10 /* Status and Control Register */
565 #define MII_SCR_FC 0x8000 /* Flow Control */
566 #define MII_SCR_T4E 0x4000 /* Enable T4 unless auto-negotiation */
567 #define MII_SCR_CRSDC 0x2000 /* RX100 CRS Disconnect */
568 #define MII_SCR_RES 0x1000 /* Reserved */
569 #define MII_SCR_RCVSYNC 0x0800 /* RCV De-Serializer in sync */
570 #define MII_SCR_100DOWN 0x0400 /* 100Base-T Power Down */
571 #define MII_SCR_10DOWN 0x0200 /* 10Base-T Power Down */
572 #define MII_SCR_POLARITY 0x0100 /* 10Base-T Polarity */
573 #define MII_SCR_RES_1 0x00F8 /* Reserved */
574 #define MII_SCR_T4 0x0004 /* 100Base-T4 negotiated */
575 #define MII_SCR_100 0x0002 /* 100 Mbps negotiated */
576 #define MII_SCR_FD 0x0001 /* Full Duplex negotiated */
577
578 /*
579 * $PchId: fxp.h,v 1.1 2004/11/23 14:34:03 philip Exp $
580 */
581
582 #endif
MINIX 3 (repo.or.cz mirror)