1 /* $NetBSD: mainbus_io_asm.S,v 1.1 2001/02/23 03:48:20 ichiro Exp $ */
4 * Copyright (c) 1997 Mark Brinicombe.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. All advertising materials mentioning features or use of this software
16 * must display the following acknowledgement:
17 * This product includes software developed by Mark Brinicombe.
18 * 4. The name of the company nor the name of the author may be used to
19 * endorse or promote products derived from this software without specific
20 * prior written permission.
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
23 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
24 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
25 * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
26 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
27 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
35 #include <machine/asm.h>
38 * bus_space I/O functions for mainbus
47 ldrb r0, [r1, r2, lsl #2]
51 ldr r0, [r1, r2, lsl #2]
52 bic r0, r0, #0xff000000
53 bic r0, r0, #0x00ff0000
57 ldr r0, [r1, r2, lsl #2]
65 strb r3, [r1, r2, lsl #2]
70 orr r3, r3, r3, lsr #16
71 str r3, [r1, r2, lsl #2]
75 str r3, [r1, r2, lsl #2]
82 ENTRY(mainbus_bs_rm_2)
83 add r0, r1, r2, lsl #2
92 ENTRY(mainbus_bs_wm_1)
93 add r0, r1, r2, lsl #2
96 /* Make sure that we have a positive length */
101 ldrb r1, [r3], #0x0001
103 subs r2, r2, #0x00000001
104 bgt mainbus_wm_1_loop
108 ENTRY(mainbus_bs_wm_2)
109 add r0, r1, r2, lsl #2