No empty .Rs/.Re
[netbsd-mini2440.git] / sys / arch / arm / xscale / ixp425_sipvar.h
blobb827b6d188f4843059ee52706c4a4d9d95453097
1 /* $NetBSD: ixp425_sipvar.h,v 1.4 2005/12/11 12:16:51 christos Exp $ */
2 /*
3 * Copyright (c) 2003
4 * Ichiro FUKUHARA <ichiro@ichiro.org>.
5 * All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
16 * THIS SOFTWARE IS PROVIDED BY ICHIRO FUKUHARA ``AS IS'' AND ANY EXPRESS OR
17 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19 * IN NO EVENT SHALL ICHIRO FUKUHARA OR THE VOICES IN HIS HEAD BE LIABLE FOR
20 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
26 * SUCH DAMAGE.
29 #ifndef _IXPSIPVAR_H_
30 #define _IXPSIPVAR_H_
32 #include <sys/conf.h>
33 #include <sys/device.h>
34 #include <sys/queue.h>
36 #include <machine/bus.h>
38 struct ixpsip_softc {
39 struct device sc_dev;
40 bus_space_tag_t sc_iot;
41 bus_space_handle_t sc_ioh;
44 extern struct ixpsip_softc *ixpsip_softc;
46 struct ixpsip_attach_args {
47 bus_space_tag_t sa_iot; /* Bus tag */
48 bus_addr_t sa_addr; /* i/o address */
49 bus_size_t sa_size;
50 int sa_index;
51 int sa_intr;
54 #define EXP_CSR_WRITE_4(sc, reg, data) \
55 bus_space_write_4(sc->sc_iot, sc->sc_ioh, reg, data)
57 #define EXP_CSR_READ_4(sc, reg) \
58 bus_space_read_4(sc->sc_iot, sc->sc_ioh, reg)
60 #endif /* _IXPSIPVAR_H_ */