2 * Copyright (c) 2008-2015 ARM Ltd
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. The name of the company may not be used to endorse or promote
14 * products derived from this software without specific prior written
17 * THIS SOFTWARE IS PROVIDED BY ARM LTD ``AS IS'' AND ANY EXPRESS OR IMPLIED
18 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL ARM LTD BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
22 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
23 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
26 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #if defined __OPTIMIZE_SIZE__ || defined PREFER_SIZE_OVER_SPEED
35 #if __ARM_ARCH_ISA_THUMB == 2
36 /* Implemented in strlen.S. */
38 #elif defined (__ARM_ARCH_ISA_THUMB)
39 /* Implemented in strlen.S. */
42 #include "../../string/strlen.c"
46 #else /* defined __OPTIMIZE_SIZE__ || defined PREFER_SIZE_OVER_SPEED */
47 #if defined __thumb__ && ! defined __thumb2__
48 #include "../../string/strlen.c"
50 #elif __ARM_ARCH_ISA_THUMB >= 2 && defined __ARM_FEATURE_DSP
51 /* Implemented in strlen.S. */
54 size_t __attribute__((naked
))
55 strlen (const char* str
)
57 asm ("len .req r0\n\t"
64 /* Word-align address */
65 "bic addr, r0, #3\n\t"
66 /* Get adjustment for start ... */
67 "ands len, r0, #3\n\t"
69 /* First word of data */
70 "ldr data, [addr], #4\n\t"
71 /* Ensure bytes preceeding start ... */
73 "mov ip, ip, asl #3\n\t"
75 /* ... are masked out */
83 "orrne data, data, r2\n\t"
87 "orrne data, data, r2, lsl ip\n\t"
89 "orrne data, data, r2, lsr ip\n\t"
92 /* Magic const 0x01010101 */
97 "orr ip, ip, ip, lsl #8\n\t"
99 "orr ip, ip, ip, lsl #16\n"
101 /* This is the main loop. We subtract one from each byte in
102 the word: the sign bit changes iff the byte was zero or
103 0x80 -- we eliminate the latter case by anding the result
104 with the 1-s complement of the data. */
106 /* test (data - 0x01010101) */
107 "sub r2, data, ip\n\t"
109 "bic r2, r2, data\n\t"
110 /* ... & 0x80808080 == 0? */
111 "ands r2, r2, ip, lsl #7\n\t"
113 /* yes, get more data... */
115 "ldreq data, [addr], #4\n\t"
116 /* and 4 more bytes */
117 "addeq len, len, #4\n\t"
118 /* Unroll the loop a bit. */
120 /* test (data - 0x01010101) */
122 "subeq r2, data, ip\n\t"
124 "biceq r2, r2, data\n\t"
125 /* ... & 0x80808080 == 0? */
126 "andeqs r2, r2, ip, lsl #7\n\t"
129 /* yes, get more data... */
130 "ldreq data, [addr], #4\n\t"
131 /* and 4 more bytes */
132 "addeq len, len, #4\n\t"
135 "tst data, #0xff000000\n\t"
137 "addne len, len, #1\n\t"
138 "tstne data, #0xff0000\n\t"
139 "addne len, len, #1\n\t"
140 "tstne data, #0xff00\n\t"
142 "addne len, len, #1\n\t"
145 /* R2 is the residual sign bits from the above test. All we
146 need to do now is establish the position of the first zero
148 /* Little-endian is harder, we need the number of trailing
157 "rsb r2, r2, #31\n\t"
159 "add len, len, r2, lsr #3\n\t"
160 # else /* No CLZ instruction */
161 "tst data, #0xff\n\t"
163 "addne len, len, #1\n\t"
164 "tstne data, #0xff00\n\t"
165 "addne len, len, #1\n\t"
166 "tstne data, #0xff0000\n\t"
168 "addne len, len, #1\n\t"