?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
history | HEAD | snapshot (tar.gz zip)
Fixed virtual silicon single-port rams instantiation.
[or1200.git] / lib / 
tree79bd3d44ea5ddb1145a421a479cff4822f93e4fc
drwxr-xr-x   ..
-rw-r--r-- 116 README blob | blame | history | raw
32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities