?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 2.6.34-rc3
[pohmelfs.git] / drivers / video / omap / hwa742.c
blob0016f77cd13fb076c09682586454598e97e0d386
1 /*
2 * Epson HWA742 LCD controller driver
3 *
4 * Copyright (C) 2004-2005 Nokia Corporation
5 * Authors: Juha Yrjölä <juha.yrjola@nokia.com>
6 * Imre Deak <imre.deak@nokia.com>
7 * YUV support: Jussi Laako <jussi.laako@nokia.com>
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License along
20 * with this program; if not, write to the Free Software Foundation, Inc.,
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
22 */
23 #include <linux/module.h>
24 #include <linux/mm.h>
25 #include <linux/fb.h>
26 #include <linux/delay.h>
27 #include <linux/clk.h>
28 #include <linux/interrupt.h>
29
30 #include <plat/dma.h>
31 #include <plat/hwa742.h>
32 #include "omapfb.h"
33
34 #define HWA742_REV_CODE_REG 0x0
35 #define HWA742_CONFIG_REG 0x2
36 #define HWA742_PLL_DIV_REG 0x4
37 #define HWA742_PLL_0_REG 0x6
38 #define HWA742_PLL_1_REG 0x8
39 #define HWA742_PLL_2_REG 0xa
40 #define HWA742_PLL_3_REG 0xc
41 #define HWA742_PLL_4_REG 0xe
42 #define HWA742_CLK_SRC_REG 0x12
43 #define HWA742_PANEL_TYPE_REG 0x14
44 #define HWA742_H_DISP_REG 0x16
45 #define HWA742_H_NDP_REG 0x18
46 #define HWA742_V_DISP_1_REG 0x1a
47 #define HWA742_V_DISP_2_REG 0x1c
48 #define HWA742_V_NDP_REG 0x1e
49 #define HWA742_HS_W_REG 0x20
50 #define HWA742_HP_S_REG 0x22
51 #define HWA742_VS_W_REG 0x24
52 #define HWA742_VP_S_REG 0x26
53 #define HWA742_PCLK_POL_REG 0x28
54 #define HWA742_INPUT_MODE_REG 0x2a
55 #define HWA742_TRANSL_MODE_REG1 0x2e
56 #define HWA742_DISP_MODE_REG 0x34
57 #define HWA742_WINDOW_TYPE 0x36
58 #define HWA742_WINDOW_X_START_0 0x38
59 #define HWA742_WINDOW_X_START_1 0x3a
60 #define HWA742_WINDOW_Y_START_0 0x3c
61 #define HWA742_WINDOW_Y_START_1 0x3e
62 #define HWA742_WINDOW_X_END_0 0x40
63 #define HWA742_WINDOW_X_END_1 0x42
64 #define HWA742_WINDOW_Y_END_0 0x44
65 #define HWA742_WINDOW_Y_END_1 0x46
66 #define HWA742_MEMORY_WRITE_LSB 0x48
67 #define HWA742_MEMORY_WRITE_MSB 0x49
68 #define HWA742_MEMORY_READ_0 0x4a
69 #define HWA742_MEMORY_READ_1 0x4c
70 #define HWA742_MEMORY_READ_2 0x4e
71 #define HWA742_POWER_SAVE 0x56
72 #define HWA742_NDP_CTRL 0x58
73
74 #define HWA742_AUTO_UPDATE_TIME (HZ / 20)
75
76 /* Reserve 4 request slots for requests in irq context */
77 #define REQ_POOL_SIZE 24
78 #define IRQ_REQ_POOL_SIZE 4
79
80 #define REQ_FROM_IRQ_POOL 0x01
81
82 #define REQ_COMPLETE 0
83 #define REQ_PENDING 1
84
85 struct update_param {
86 int x, y, width, height;
87 int color_mode;
88 int flags;
89 };
90
91 struct hwa742_request {
92 struct list_head entry;
93 unsigned int flags;
94
95 int (*handler)(struct hwa742_request *req);
96 void (*complete)(void *data);
97 void *complete_data;
98
99 union {
100 struct update_param update;
101 struct completion *sync;
102 } par;
103 };
104
105 struct {
106 enum omapfb_update_mode update_mode;
107 enum omapfb_update_mode update_mode_before_suspend;
108
109 struct timer_list auto_update_timer;
110 int stop_auto_update;
111 struct omapfb_update_window auto_update_window;
112 unsigned te_connected:1;
113 unsigned vsync_only:1;
114
115 struct hwa742_request req_pool[REQ_POOL_SIZE];
116 struct list_head pending_req_list;
117 struct list_head free_req_list;
118 struct semaphore req_sema;
119 spinlock_t req_lock;
120
121 struct extif_timings reg_timings, lut_timings;
122
123 int prev_color_mode;
124 int prev_flags;
125 int window_type;
126
127 u32 max_transmit_size;
128 u32 extif_clk_period;
129 unsigned long pix_tx_time;
130 unsigned long line_upd_time;
131
132
133 struct omapfb_device *fbdev;
134 struct lcd_ctrl_extif *extif;
135 const struct lcd_ctrl *int_ctrl;
136
137 struct clk *sys_ck;
138 } hwa742;
139
140 struct lcd_ctrl hwa742_ctrl;
141
142 static u8 hwa742_read_reg(u8 reg)
143 {
144 u8 data;
145
146 hwa742.extif->set_bits_per_cycle(8);
147 hwa742.extif->write_command(&reg, 1);
148 hwa742.extif->read_data(&data, 1);
149
150 return data;
151 }
152
153 static void hwa742_write_reg(u8 reg, u8 data)
154 {
155 hwa742.extif->set_bits_per_cycle(8);
156 hwa742.extif->write_command(&reg, 1);
157 hwa742.extif->write_data(&data, 1);
158 }
159
160 static void set_window_regs(int x_start, int y_start, int x_end, int y_end)
161 {
162 u8 tmp[8];
163 u8 cmd;
164
165 x_end--;
166 y_end--;
167 tmp[0] = x_start;
168 tmp[1] = x_start >> 8;
169 tmp[2] = y_start;
170 tmp[3] = y_start >> 8;
171 tmp[4] = x_end;
172 tmp[5] = x_end >> 8;
173 tmp[6] = y_end;
174 tmp[7] = y_end >> 8;
175
176 hwa742.extif->set_bits_per_cycle(8);
177 cmd = HWA742_WINDOW_X_START_0;
178
179 hwa742.extif->write_command(&cmd, 1);
180
181 hwa742.extif->write_data(tmp, 8);
182 }
183
184 static void set_format_regs(int conv, int transl, int flags)
185 {
186 if (flags & OMAPFB_FORMAT_FLAG_DOUBLE) {
187 hwa742.window_type = ((hwa742.window_type & 0xfc) | 0x01);
188 #ifdef VERBOSE
189 dev_dbg(hwa742.fbdev->dev, "hwa742: enabled pixel doubling\n");
190 #endif
191 } else {
192 hwa742.window_type = (hwa742.window_type & 0xfc);
193 #ifdef VERBOSE
194 dev_dbg(hwa742.fbdev->dev, "hwa742: disabled pixel doubling\n");
195 #endif
196 }
197
198 hwa742_write_reg(HWA742_INPUT_MODE_REG, conv);
199 hwa742_write_reg(HWA742_TRANSL_MODE_REG1, transl);
200 hwa742_write_reg(HWA742_WINDOW_TYPE, hwa742.window_type);
201 }
202
203 static void enable_tearsync(int y, int width, int height, int screen_height,
204 int force_vsync)
205 {
206 u8 b;
207
208 b = hwa742_read_reg(HWA742_NDP_CTRL);
209 b |= 1 << 2;
210 hwa742_write_reg(HWA742_NDP_CTRL, b);
211
212 if (likely(hwa742.vsync_only || force_vsync)) {
213 hwa742.extif->enable_tearsync(1, 0);
214 return;
215 }
216
217 if (width * hwa742.pix_tx_time < hwa742.line_upd_time) {
218 hwa742.extif->enable_tearsync(1, 0);
219 return;
220 }
221
222 if ((width * hwa742.pix_tx_time / 1000) * height <
223 (y + height) * (hwa742.line_upd_time / 1000)) {
224 hwa742.extif->enable_tearsync(1, 0);
225 return;
226 }
227
228 hwa742.extif->enable_tearsync(1, y + 1);
229 }
230
231 static void disable_tearsync(void)
232 {
233 u8 b;
234
235 hwa742.extif->enable_tearsync(0, 0);
236
237 b = hwa742_read_reg(HWA742_NDP_CTRL);
238 b &= ~(1 << 2);
239 hwa742_write_reg(HWA742_NDP_CTRL, b);
240 }
241
242 static inline struct hwa742_request *alloc_req(void)
243 {
244 unsigned long flags;
245 struct hwa742_request *req;
246 int req_flags = 0;
247
248 if (!in_interrupt())
249 down(&hwa742.req_sema);
250 else
251 req_flags = REQ_FROM_IRQ_POOL;
252
253 spin_lock_irqsave(&hwa742.req_lock, flags);
254 BUG_ON(list_empty(&hwa742.free_req_list));
255 req = list_entry(hwa742.free_req_list.next,
256 struct hwa742_request, entry);
257 list_del(&req->entry);
258 spin_unlock_irqrestore(&hwa742.req_lock, flags);
259
260 INIT_LIST_HEAD(&req->entry);
261 req->flags = req_flags;
262
263 return req;
264 }
265
266 static inline void free_req(struct hwa742_request *req)
267 {
268 unsigned long flags;
269
270 spin_lock_irqsave(&hwa742.req_lock, flags);
271
272 list_del(&req->entry);
273 list_add(&req->entry, &hwa742.free_req_list);
274 if (!(req->flags & REQ_FROM_IRQ_POOL))
275 up(&hwa742.req_sema);
276
277 spin_unlock_irqrestore(&hwa742.req_lock, flags);
278 }
279
280 static void process_pending_requests(void)
281 {
282 unsigned long flags;
283
284 spin_lock_irqsave(&hwa742.req_lock, flags);
285
286 while (!list_empty(&hwa742.pending_req_list)) {
287 struct hwa742_request *req;
288 void (*complete)(void *);
289 void *complete_data;
290
291 req = list_entry(hwa742.pending_req_list.next,
292 struct hwa742_request, entry);
293 spin_unlock_irqrestore(&hwa742.req_lock, flags);
294
295 if (req->handler(req) == REQ_PENDING)
296 return;
297
298 complete = req->complete;
299 complete_data = req->complete_data;
300 free_req(req);
301
302 if (complete)
303 complete(complete_data);
304
305 spin_lock_irqsave(&hwa742.req_lock, flags);
306 }
307
308 spin_unlock_irqrestore(&hwa742.req_lock, flags);
309 }
310
311 static void submit_req_list(struct list_head *head)
312 {
313 unsigned long flags;
314 int process = 1;
315
316 spin_lock_irqsave(&hwa742.req_lock, flags);
317 if (likely(!list_empty(&hwa742.pending_req_list)))
318 process = 0;
319 list_splice_init(head, hwa742.pending_req_list.prev);
320 spin_unlock_irqrestore(&hwa742.req_lock, flags);
321
322 if (process)
323 process_pending_requests();
324 }
325
326 static void request_complete(void *data)
327 {
328 struct hwa742_request *req = (struct hwa742_request *)data;
329 void (*complete)(void *);
330 void *complete_data;
331
332 complete = req->complete;
333 complete_data = req->complete_data;
334
335 free_req(req);
336
337 if (complete)
338 complete(complete_data);
339
340 process_pending_requests();
341 }
342
343 static int send_frame_handler(struct hwa742_request *req)
344 {
345 struct update_param *par = &req->par.update;
346 int x = par->x;
347 int y = par->y;
348 int w = par->width;
349 int h = par->height;
350 int bpp;
351 int conv, transl;
352 unsigned long offset;
353 int color_mode = par->color_mode;
354 int flags = par->flags;
355 int scr_width = hwa742.fbdev->panel->x_res;
356 int scr_height = hwa742.fbdev->panel->y_res;
357
358 #ifdef VERBOSE
359 dev_dbg(hwa742.fbdev->dev, "x %d y %d w %d h %d scr_width %d "
360 "color_mode %d flags %d\n",
361 x, y, w, h, scr_width, color_mode, flags);
362 #endif
363
364 switch (color_mode) {
365 case OMAPFB_COLOR_YUV422:
366 bpp = 16;
367 conv = 0x08;
368 transl = 0x25;
369 break;
370 case OMAPFB_COLOR_YUV420:
371 bpp = 12;
372 conv = 0x09;
373 transl = 0x25;
374 break;
375 case OMAPFB_COLOR_RGB565:
376 bpp = 16;
377 conv = 0x01;
378 transl = 0x05;
379 break;
380 default:
381 return -EINVAL;
382 }
383
384 if (hwa742.prev_flags != flags ||
385 hwa742.prev_color_mode != color_mode) {
386 set_format_regs(conv, transl, flags);
387 hwa742.prev_color_mode = color_mode;
388 hwa742.prev_flags = flags;
389 }
390 flags = req->par.update.flags;
391 if (flags & OMAPFB_FORMAT_FLAG_TEARSYNC)
392 enable_tearsync(y, scr_width, h, scr_height,
393 flags & OMAPFB_FORMAT_FLAG_FORCE_VSYNC);
394 else
395 disable_tearsync();
396
397 set_window_regs(x, y, x + w, y + h);
398
399 offset = (scr_width * y + x) * bpp / 8;
400
401 hwa742.int_ctrl->setup_plane(OMAPFB_PLANE_GFX,
402 OMAPFB_CHANNEL_OUT_LCD, offset, scr_width, 0, 0, w, h,
403 color_mode);
404
405 hwa742.extif->set_bits_per_cycle(16);
406
407 hwa742.int_ctrl->enable_plane(OMAPFB_PLANE_GFX, 1);
408 hwa742.extif->transfer_area(w, h, request_complete, req);
409
410 return REQ_PENDING;
411 }
412
413 static void send_frame_complete(void *data)
414 {
415 hwa742.int_ctrl->enable_plane(OMAPFB_PLANE_GFX, 0);
416 }
417
418 #define ADD_PREQ(_x, _y, _w, _h) do { \
419 req = alloc_req(); \
420 req->handler = send_frame_handler; \
421 req->complete = send_frame_complete; \
422 req->par.update.x = _x; \
423 req->par.update.y = _y; \
424 req->par.update.width = _w; \
425 req->par.update.height = _h; \
426 req->par.update.color_mode = color_mode;\
427 req->par.update.flags = flags; \
428 list_add_tail(&req->entry, req_head); \
429 } while(0)
430
431 static void create_req_list(struct omapfb_update_window *win,
432 struct list_head *req_head)
433 {
434 struct hwa742_request *req;
435 int x = win->x;
436 int y = win->y;
437 int width = win->width;
438 int height = win->height;
439 int color_mode;
440 int flags;
441
442 flags = win->format & ~OMAPFB_FORMAT_MASK;
443 color_mode = win->format & OMAPFB_FORMAT_MASK;
444
445 if (x & 1) {
446 ADD_PREQ(x, y, 1, height);
447 width--;
448 x++;
449 flags &= ~OMAPFB_FORMAT_FLAG_TEARSYNC;
450 }
451 if (width & ~1) {
452 unsigned int xspan = width & ~1;
453 unsigned int ystart = y;
454 unsigned int yspan = height;
455
456 if (xspan * height * 2 > hwa742.max_transmit_size) {
457 yspan = hwa742.max_transmit_size / (xspan * 2);
458 ADD_PREQ(x, ystart, xspan, yspan);
459 ystart += yspan;
460 yspan = height - yspan;
461 flags &= ~OMAPFB_FORMAT_FLAG_TEARSYNC;
462 }
463
464 ADD_PREQ(x, ystart, xspan, yspan);
465 x += xspan;
466 width -= xspan;
467 flags &= ~OMAPFB_FORMAT_FLAG_TEARSYNC;
468 }
469 if (width)
470 ADD_PREQ(x, y, 1, height);
471 }
472
473 static void auto_update_complete(void *data)
474 {
475 if (!hwa742.stop_auto_update)
476 mod_timer(&hwa742.auto_update_timer,
477 jiffies + HWA742_AUTO_UPDATE_TIME);
478 }
479
480 static void hwa742_update_window_auto(unsigned long arg)
481 {
482 LIST_HEAD(req_list);
483 struct hwa742_request *last;
484
485 create_req_list(&hwa742.auto_update_window, &req_list);
486 last = list_entry(req_list.prev, struct hwa742_request, entry);
487
488 last->complete = auto_update_complete;
489 last->complete_data = NULL;
490
491 submit_req_list(&req_list);
492 }
493
494 int hwa742_update_window_async(struct fb_info *fbi,
495 struct omapfb_update_window *win,
496 void (*complete_callback)(void *arg),
497 void *complete_callback_data)
498 {
499 LIST_HEAD(req_list);
500 struct hwa742_request *last;
501 int r = 0;
502
503 if (hwa742.update_mode != OMAPFB_MANUAL_UPDATE) {
504 dev_dbg(hwa742.fbdev->dev, "invalid update mode\n");
505 r = -EINVAL;
506 goto out;
507 }
508 if (unlikely(win->format &
509 ~(0x03 | OMAPFB_FORMAT_FLAG_DOUBLE |
510 OMAPFB_FORMAT_FLAG_TEARSYNC | OMAPFB_FORMAT_FLAG_FORCE_VSYNC))) {
511 dev_dbg(hwa742.fbdev->dev, "invalid window flag\n");
512 r = -EINVAL;
513 goto out;
514 }
515
516 create_req_list(win, &req_list);
517 last = list_entry(req_list.prev, struct hwa742_request, entry);
518
519 last->complete = complete_callback;
520 last->complete_data = (void *)complete_callback_data;
521
522 submit_req_list(&req_list);
523
524 out:
525 return r;
526 }
527 EXPORT_SYMBOL(hwa742_update_window_async);
528
529 static int hwa742_setup_plane(int plane, int channel_out,
530 unsigned long offset, int screen_width,
531 int pos_x, int pos_y, int width, int height,
532 int color_mode)
533 {
534 if (plane != OMAPFB_PLANE_GFX ||
535 channel_out != OMAPFB_CHANNEL_OUT_LCD)
536 return -EINVAL;
537
538 return 0;
539 }
540
541 static int hwa742_enable_plane(int plane, int enable)
542 {
543 if (plane != 0)
544 return -EINVAL;
545
546 hwa742.int_ctrl->enable_plane(plane, enable);
547
548 return 0;
549 }
550
551 static int sync_handler(struct hwa742_request *req)
552 {
553 complete(req->par.sync);
554 return REQ_COMPLETE;
555 }
556
557 static void hwa742_sync(void)
558 {
559 LIST_HEAD(req_list);
560 struct hwa742_request *req;
561 struct completion comp;
562
563 req = alloc_req();
564
565 req->handler = sync_handler;
566 req->complete = NULL;
567 init_completion(&comp);
568 req->par.sync = &comp;
569
570 list_add(&req->entry, &req_list);
571 submit_req_list(&req_list);
572
573 wait_for_completion(&comp);
574 }
575
576 static void hwa742_bind_client(struct omapfb_notifier_block *nb)
577 {
578 dev_dbg(hwa742.fbdev->dev, "update_mode %d\n", hwa742.update_mode);
579 if (hwa742.update_mode == OMAPFB_MANUAL_UPDATE) {
580 omapfb_notify_clients(hwa742.fbdev, OMAPFB_EVENT_READY);
581 }
582 }
583
584 static int hwa742_set_update_mode(enum omapfb_update_mode mode)
585 {
586 if (mode != OMAPFB_MANUAL_UPDATE && mode != OMAPFB_AUTO_UPDATE &&
587 mode != OMAPFB_UPDATE_DISABLED)
588 return -EINVAL;
589
590 if (mode == hwa742.update_mode)
591 return 0;
592
593 dev_info(hwa742.fbdev->dev, "HWA742: setting update mode to %s\n",
594 mode == OMAPFB_UPDATE_DISABLED ? "disabled" :
595 (mode == OMAPFB_AUTO_UPDATE ? "auto" : "manual"));
596
597 switch (hwa742.update_mode) {
598 case OMAPFB_MANUAL_UPDATE:
599 omapfb_notify_clients(hwa742.fbdev, OMAPFB_EVENT_DISABLED);
600 break;
601 case OMAPFB_AUTO_UPDATE:
602 hwa742.stop_auto_update = 1;
603 del_timer_sync(&hwa742.auto_update_timer);
604 break;
605 case OMAPFB_UPDATE_DISABLED:
606 break;
607 }
608
609 hwa742.update_mode = mode;
610 hwa742_sync();
611 hwa742.stop_auto_update = 0;
612
613 switch (mode) {
614 case OMAPFB_MANUAL_UPDATE:
615 omapfb_notify_clients(hwa742.fbdev, OMAPFB_EVENT_READY);
616 break;
617 case OMAPFB_AUTO_UPDATE:
618 hwa742_update_window_auto(0);
619 break;
620 case OMAPFB_UPDATE_DISABLED:
621 break;
622 }
623
624 return 0;
625 }
626
627 static enum omapfb_update_mode hwa742_get_update_mode(void)
628 {
629 return hwa742.update_mode;
630 }
631
632 static unsigned long round_to_extif_ticks(unsigned long ps, int div)
633 {
634 int bus_tick = hwa742.extif_clk_period * div;
635 return (ps + bus_tick - 1) / bus_tick * bus_tick;
636 }
637
638 static int calc_reg_timing(unsigned long sysclk, int div)
639 {
640 struct extif_timings *t;
641 unsigned long systim;
642
643 /* CSOnTime 0, WEOnTime 2 ns, REOnTime 2 ns,
644 * AccessTime 2 ns + 12.2 ns (regs),
645 * WEOffTime = WEOnTime + 1 ns,
646 * REOffTime = REOnTime + 16 ns (regs),
647 * CSOffTime = REOffTime + 1 ns
648 * ReadCycle = 2ns + 2*SYSCLK (regs),
649 * WriteCycle = 2*SYSCLK + 2 ns,
650 * CSPulseWidth = 10 ns */
651 systim = 1000000000 / (sysclk / 1000);
652 dev_dbg(hwa742.fbdev->dev, "HWA742 systim %lu ps extif_clk_period %u ps"
653 "extif_clk_div %d\n", systim, hwa742.extif_clk_period, div);
654
655 t = &hwa742.reg_timings;
656 memset(t, 0, sizeof(*t));
657 t->clk_div = div;
658 t->cs_on_time = 0;
659 t->we_on_time = round_to_extif_ticks(t->cs_on_time + 2000, div);
660 t->re_on_time = round_to_extif_ticks(t->cs_on_time + 2000, div);
661 t->access_time = round_to_extif_ticks(t->re_on_time + 12200, div);
662 t->we_off_time = round_to_extif_ticks(t->we_on_time + 1000, div);
663 t->re_off_time = round_to_extif_ticks(t->re_on_time + 16000, div);
664 t->cs_off_time = round_to_extif_ticks(t->re_off_time + 1000, div);
665 t->we_cycle_time = round_to_extif_ticks(2 * systim + 2000, div);
666 if (t->we_cycle_time < t->we_off_time)
667 t->we_cycle_time = t->we_off_time;
668 t->re_cycle_time = round_to_extif_ticks(2 * systim + 2000, div);
669 if (t->re_cycle_time < t->re_off_time)
670 t->re_cycle_time = t->re_off_time;
671 t->cs_pulse_width = 0;
672
673 dev_dbg(hwa742.fbdev->dev, "[reg]cson %d csoff %d reon %d reoff %d\n",
674 t->cs_on_time, t->cs_off_time, t->re_on_time, t->re_off_time);
675 dev_dbg(hwa742.fbdev->dev, "[reg]weon %d weoff %d recyc %d wecyc %d\n",
676 t->we_on_time, t->we_off_time, t->re_cycle_time,
677 t->we_cycle_time);
678 dev_dbg(hwa742.fbdev->dev, "[reg]rdaccess %d cspulse %d\n",
679 t->access_time, t->cs_pulse_width);
680
681 return hwa742.extif->convert_timings(t);
682 }
683
684 static int calc_lut_timing(unsigned long sysclk, int div)
685 {
686 struct extif_timings *t;
687 unsigned long systim;
688
689 /* CSOnTime 0, WEOnTime 2 ns, REOnTime 2 ns,
690 * AccessTime 2 ns + 4 * SYSCLK + 26 (lut),
691 * WEOffTime = WEOnTime + 1 ns,
692 * REOffTime = REOnTime + 4*SYSCLK + 26 ns (lut),
693 * CSOffTime = REOffTime + 1 ns
694 * ReadCycle = 2ns + 4*SYSCLK + 26 ns (lut),
695 * WriteCycle = 2*SYSCLK + 2 ns,
696 * CSPulseWidth = 10 ns
697 */
698 systim = 1000000000 / (sysclk / 1000);
699 dev_dbg(hwa742.fbdev->dev, "HWA742 systim %lu ps extif_clk_period %u ps"
700 "extif_clk_div %d\n", systim, hwa742.extif_clk_period, div);
701
702 t = &hwa742.lut_timings;
703 memset(t, 0, sizeof(*t));
704
705 t->clk_div = div;
706
707 t->cs_on_time = 0;
708 t->we_on_time = round_to_extif_ticks(t->cs_on_time + 2000, div);
709 t->re_on_time = round_to_extif_ticks(t->cs_on_time + 2000, div);
710 t->access_time = round_to_extif_ticks(t->re_on_time + 4 * systim +
711 26000, div);
712 t->we_off_time = round_to_extif_ticks(t->we_on_time + 1000, div);
713 t->re_off_time = round_to_extif_ticks(t->re_on_time + 4 * systim +
714 26000, div);
715 t->cs_off_time = round_to_extif_ticks(t->re_off_time + 1000, div);
716 t->we_cycle_time = round_to_extif_ticks(2 * systim + 2000, div);
717 if (t->we_cycle_time < t->we_off_time)
718 t->we_cycle_time = t->we_off_time;
719 t->re_cycle_time = round_to_extif_ticks(2000 + 4 * systim + 26000, div);
720 if (t->re_cycle_time < t->re_off_time)
721 t->re_cycle_time = t->re_off_time;
722 t->cs_pulse_width = 0;
723
724 dev_dbg(hwa742.fbdev->dev, "[lut]cson %d csoff %d reon %d reoff %d\n",
725 t->cs_on_time, t->cs_off_time, t->re_on_time, t->re_off_time);
726 dev_dbg(hwa742.fbdev->dev, "[lut]weon %d weoff %d recyc %d wecyc %d\n",
727 t->we_on_time, t->we_off_time, t->re_cycle_time,
728 t->we_cycle_time);
729 dev_dbg(hwa742.fbdev->dev, "[lut]rdaccess %d cspulse %d\n",
730 t->access_time, t->cs_pulse_width);
731
732 return hwa742.extif->convert_timings(t);
733 }
734
735 static int calc_extif_timings(unsigned long sysclk, int *extif_mem_div)
736 {
737 int max_clk_div;
738 int div;
739
740 hwa742.extif->get_clk_info(&hwa742.extif_clk_period, &max_clk_div);
741 for (div = 1; div < max_clk_div; div++) {
742 if (calc_reg_timing(sysclk, div) == 0)
743 break;
744 }
745 if (div >= max_clk_div)
746 goto err;
747
748 *extif_mem_div = div;
749
750 for (div = 1; div < max_clk_div; div++) {
751 if (calc_lut_timing(sysclk, div) == 0)
752 break;
753 }
754
755 if (div >= max_clk_div)
756 goto err;
757
758 return 0;
759
760 err:
761 dev_err(hwa742.fbdev->dev, "can't setup timings\n");
762 return -1;
763 }
764
765 static void calc_hwa742_clk_rates(unsigned long ext_clk,
766 unsigned long *sys_clk, unsigned long *pix_clk)
767 {
768 int pix_clk_src;
769 int sys_div = 0, sys_mul = 0;
770 int pix_div;
771
772 pix_clk_src = hwa742_read_reg(HWA742_CLK_SRC_REG);
773 pix_div = ((pix_clk_src >> 3) & 0x1f) + 1;
774 if ((pix_clk_src & (0x3 << 1)) == 0) {
775 /* Source is the PLL */
776 sys_div = (hwa742_read_reg(HWA742_PLL_DIV_REG) & 0x3f) + 1;
777 sys_mul = (hwa742_read_reg(HWA742_PLL_4_REG) & 0x7f) + 1;
778 *sys_clk = ext_clk * sys_mul / sys_div;
779 } else /* else source is ext clk, or oscillator */
780 *sys_clk = ext_clk;
781
782 *pix_clk = *sys_clk / pix_div; /* HZ */
783 dev_dbg(hwa742.fbdev->dev,
784 "ext_clk %ld pix_src %d pix_div %d sys_div %d sys_mul %d\n",
785 ext_clk, pix_clk_src & (0x3 << 1), pix_div, sys_div, sys_mul);
786 dev_dbg(hwa742.fbdev->dev, "sys_clk %ld pix_clk %ld\n",
787 *sys_clk, *pix_clk);
788 }
789
790
791 static int setup_tearsync(unsigned long pix_clk, int extif_div)
792 {
793 int hdisp, vdisp;
794 int hndp, vndp;
795 int hsw, vsw;
796 int hs, vs;
797 int hs_pol_inv, vs_pol_inv;
798 int use_hsvs, use_ndp;
799 u8 b;
800
801 hsw = hwa742_read_reg(HWA742_HS_W_REG);
802 vsw = hwa742_read_reg(HWA742_VS_W_REG);
803 hs_pol_inv = !(hsw & 0x80);
804 vs_pol_inv = !(vsw & 0x80);
805 hsw = hsw & 0x7f;
806 vsw = vsw & 0x3f;
807
808 hdisp = (hwa742_read_reg(HWA742_H_DISP_REG) & 0x7f) * 8;
809 vdisp = hwa742_read_reg(HWA742_V_DISP_1_REG) +
810 ((hwa742_read_reg(HWA742_V_DISP_2_REG) & 0x3) << 8);
811
812 hndp = hwa742_read_reg(HWA742_H_NDP_REG) & 0x7f;
813 vndp = hwa742_read_reg(HWA742_V_NDP_REG);
814
815 /* time to transfer one pixel (16bpp) in ps */
816 hwa742.pix_tx_time = hwa742.reg_timings.we_cycle_time;
817 if (hwa742.extif->get_max_tx_rate != NULL) {
818 /*
819 * The external interface might have a rate limitation,
820 * if so, we have to maximize our transfer rate.
821 */
822 unsigned long min_tx_time;
823 unsigned long max_tx_rate = hwa742.extif->get_max_tx_rate();
824
825 dev_dbg(hwa742.fbdev->dev, "max_tx_rate %ld HZ\n",
826 max_tx_rate);
827 min_tx_time = 1000000000 / (max_tx_rate / 1000); /* ps */
828 if (hwa742.pix_tx_time < min_tx_time)
829 hwa742.pix_tx_time = min_tx_time;
830 }
831
832 /* time to update one line in ps */
833 hwa742.line_upd_time = (hdisp + hndp) * 1000000 / (pix_clk / 1000);
834 hwa742.line_upd_time *= 1000;
835 if (hdisp * hwa742.pix_tx_time > hwa742.line_upd_time)
836 /*
837 * transfer speed too low, we might have to use both
838 * HS and VS
839 */
840 use_hsvs = 1;
841 else
842 /* decent transfer speed, we'll always use only VS */
843 use_hsvs = 0;
844
845 if (use_hsvs && (hs_pol_inv || vs_pol_inv)) {
846 /*
847 * HS or'ed with VS doesn't work, use the active high
848 * TE signal based on HNDP / VNDP
849 */
850 use_ndp = 1;
851 hs_pol_inv = 0;
852 vs_pol_inv = 0;
853 hs = hndp;
854 vs = vndp;
855 } else {
856 /*
857 * Use HS or'ed with VS as a TE signal if both are needed
858 * or VNDP if only vsync is needed.
859 */
860 use_ndp = 0;
861 hs = hsw;
862 vs = vsw;
863 if (!use_hsvs) {
864 hs_pol_inv = 0;
865 vs_pol_inv = 0;
866 }
867 }
868
869 hs = hs * 1000000 / (pix_clk / 1000); /* ps */
870 hs *= 1000;
871
872 vs = vs * (hdisp + hndp) * 1000000 / (pix_clk / 1000); /* ps */
873 vs *= 1000;
874
875 if (vs <= hs)
876 return -EDOM;
877 /* set VS to 120% of HS to minimize VS detection time */
878 vs = hs * 12 / 10;
879 /* minimize HS too */
880 hs = 10000;
881
882 b = hwa742_read_reg(HWA742_NDP_CTRL);
883 b &= ~0x3;
884 b |= use_hsvs ? 1 : 0;
885 b |= (use_ndp && use_hsvs) ? 0 : 2;
886 hwa742_write_reg(HWA742_NDP_CTRL, b);
887
888 hwa742.vsync_only = !use_hsvs;
889
890 dev_dbg(hwa742.fbdev->dev,
891 "pix_clk %ld HZ pix_tx_time %ld ps line_upd_time %ld ps\n",
892 pix_clk, hwa742.pix_tx_time, hwa742.line_upd_time);
893 dev_dbg(hwa742.fbdev->dev,
894 "hs %d ps vs %d ps mode %d vsync_only %d\n",
895 hs, vs, (b & 0x3), !use_hsvs);
896
897 return hwa742.extif->setup_tearsync(1, hs, vs,
898 hs_pol_inv, vs_pol_inv, extif_div);
899 }
900
901 static void hwa742_get_caps(int plane, struct omapfb_caps *caps)
902 {
903 hwa742.int_ctrl->get_caps(plane, caps);
904 caps->ctrl |= OMAPFB_CAPS_MANUAL_UPDATE |
905 OMAPFB_CAPS_WINDOW_PIXEL_DOUBLE;
906 if (hwa742.te_connected)
907 caps->ctrl |= OMAPFB_CAPS_TEARSYNC;
908 caps->wnd_color |= (1 << OMAPFB_COLOR_RGB565) |
909 (1 << OMAPFB_COLOR_YUV420);
910 }
911
912 static void hwa742_suspend(void)
913 {
914 hwa742.update_mode_before_suspend = hwa742.update_mode;
915 hwa742_set_update_mode(OMAPFB_UPDATE_DISABLED);
916 /* Enable sleep mode */
917 hwa742_write_reg(HWA742_POWER_SAVE, 1 << 1);
918 clk_disable(hwa742.sys_ck);
919 }
920
921 static void hwa742_resume(void)
922 {
923 clk_enable(hwa742.sys_ck);
924
925 /* Disable sleep mode */
926 hwa742_write_reg(HWA742_POWER_SAVE, 0);
927 while (1) {
928 /* Loop until PLL output is stabilized */
929 if (hwa742_read_reg(HWA742_PLL_DIV_REG) & (1 << 7))
930 break;
931 set_current_state(TASK_UNINTERRUPTIBLE);
932 schedule_timeout(msecs_to_jiffies(5));
933 }
934 hwa742_set_update_mode(hwa742.update_mode_before_suspend);
935 }
936
937 static int hwa742_init(struct omapfb_device *fbdev, int ext_mode,
938 struct omapfb_mem_desc *req_vram)
939 {
940 int r = 0, i;
941 u8 rev, conf;
942 unsigned long ext_clk;
943 unsigned long sys_clk, pix_clk;
944 int extif_mem_div;
945 struct omapfb_platform_data *omapfb_conf;
946 struct hwa742_platform_data *ctrl_conf;
947
948 BUG_ON(!fbdev->ext_if || !fbdev->int_ctrl);
949
950 hwa742.fbdev = fbdev;
951 hwa742.extif = fbdev->ext_if;
952 hwa742.int_ctrl = fbdev->int_ctrl;
953
954 omapfb_conf = fbdev->dev->platform_data;
955 ctrl_conf = omapfb_conf->ctrl_platform_data;
956
957 if (ctrl_conf == NULL) {
958 dev_err(fbdev->dev, "HWA742: missing platform data\n");
959 r = -ENOENT;
960 goto err1;
961 }
962
963 hwa742.sys_ck = clk_get(NULL, "hwa_sys_ck");
964
965 spin_lock_init(&hwa742.req_lock);
966
967 if ((r = hwa742.int_ctrl->init(fbdev, 1, req_vram)) < 0)
968 goto err1;
969
970 if ((r = hwa742.extif->init(fbdev)) < 0)
971 goto err2;
972
973 ext_clk = clk_get_rate(hwa742.sys_ck);
974 if ((r = calc_extif_timings(ext_clk, &extif_mem_div)) < 0)
975 goto err3;
976 hwa742.extif->set_timings(&hwa742.reg_timings);
977 clk_enable(hwa742.sys_ck);
978
979 calc_hwa742_clk_rates(ext_clk, &sys_clk, &pix_clk);
980 if ((r = calc_extif_timings(sys_clk, &extif_mem_div)) < 0)
981 goto err4;
982 hwa742.extif->set_timings(&hwa742.reg_timings);
983
984 rev = hwa742_read_reg(HWA742_REV_CODE_REG);
985 if ((rev & 0xfc) != 0x80) {
986 dev_err(fbdev->dev, "HWA742: invalid revision %02x\n", rev);
987 r = -ENODEV;
988 goto err4;
989 }
990
991
992 if (!(hwa742_read_reg(HWA742_PLL_DIV_REG) & 0x80)) {
993 dev_err(fbdev->dev,
994 "HWA742: controller not initialized by the bootloader\n");
995 r = -ENODEV;
996 goto err4;
997 }
998
999 if (ctrl_conf->te_connected) {
1000 if ((r = setup_tearsync(pix_clk, extif_mem_div)) < 0) {
1001 dev_err(hwa742.fbdev->dev,
1002 "HWA742: can't setup tearing synchronization\n");
1003 goto err4;
1004 }
1005 hwa742.te_connected = 1;
1006 }
1007
1008 hwa742.max_transmit_size = hwa742.extif->max_transmit_size;
1009
1010 hwa742.update_mode = OMAPFB_UPDATE_DISABLED;
1011
1012 hwa742.auto_update_window.x = 0;
1013 hwa742.auto_update_window.y = 0;
1014 hwa742.auto_update_window.width = fbdev->panel->x_res;
1015 hwa742.auto_update_window.height = fbdev->panel->y_res;
1016 hwa742.auto_update_window.format = 0;
1017
1018 init_timer(&hwa742.auto_update_timer);
1019 hwa742.auto_update_timer.function = hwa742_update_window_auto;
1020 hwa742.auto_update_timer.data = 0;
1021
1022 hwa742.prev_color_mode = -1;
1023 hwa742.prev_flags = 0;
1024
1025 hwa742.fbdev = fbdev;
1026
1027 INIT_LIST_HEAD(&hwa742.free_req_list);
1028 INIT_LIST_HEAD(&hwa742.pending_req_list);
1029 for (i = 0; i < ARRAY_SIZE(hwa742.req_pool); i++)
1030 list_add(&hwa742.req_pool[i].entry, &hwa742.free_req_list);
1031 BUG_ON(i <= IRQ_REQ_POOL_SIZE);
1032 sema_init(&hwa742.req_sema, i - IRQ_REQ_POOL_SIZE);
1033
1034 conf = hwa742_read_reg(HWA742_CONFIG_REG);
1035 dev_info(fbdev->dev, ": Epson HWA742 LCD controller rev %d "
1036 "initialized (CNF pins %x)\n", rev & 0x03, conf & 0x07);
1037
1038 return 0;
1039 err4:
1040 clk_disable(hwa742.sys_ck);
1041 err3:
1042 hwa742.extif->cleanup();
1043 err2:
1044 hwa742.int_ctrl->cleanup();
1045 err1:
1046 return r;
1047 }
1048
1049 static void hwa742_cleanup(void)
1050 {
1051 hwa742_set_update_mode(OMAPFB_UPDATE_DISABLED);
1052 hwa742.extif->cleanup();
1053 hwa742.int_ctrl->cleanup();
1054 clk_disable(hwa742.sys_ck);
1055 }
1056
1057 struct lcd_ctrl hwa742_ctrl = {
1058 .name = "hwa742",
1059 .init = hwa742_init,
1060 .cleanup = hwa742_cleanup,
1061 .bind_client = hwa742_bind_client,
1062 .get_caps = hwa742_get_caps,
1063 .set_update_mode = hwa742_set_update_mode,
1064 .get_update_mode = hwa742_get_update_mode,
1065 .setup_plane = hwa742_setup_plane,
1066 .enable_plane = hwa742_enable_plane,
1067 .update_window = hwa742_update_window_async,
1068 .sync = hwa742_sync,
1069 .suspend = hwa742_suspend,
1070 .resume = hwa742_resume,
1071 };
1072