?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 2.6.39-rc2
[pohmelfs.git] / arch / blackfin / mach-bf548 / boards / ezkit.c
blob93e19a54a8803d639fd5586a155954610861dbc7
1 /*
2 * Copyright 2004-2009 Analog Devices Inc.
3 * 2005 National ICT Australia (NICTA)
4 * Aidan Williams <aidan@nicta.com.au>
5 *
6 * Licensed under the GPL-2 or later.
7 */
8
9 #include <linux/device.h>
10 #include <linux/platform_device.h>
11 #include <linux/mtd/mtd.h>
12 #include <linux/mtd/partitions.h>
13 #include <linux/mtd/physmap.h>
14 #include <linux/spi/spi.h>
15 #include <linux/spi/flash.h>
16 #include <linux/irq.h>
17 #include <linux/i2c.h>
18 #include <linux/interrupt.h>
19 #include <linux/usb/musb.h>
20 #include <asm/bfin5xx_spi.h>
21 #include <asm/dma.h>
22 #include <asm/gpio.h>
23 #include <asm/nand.h>
24 #include <asm/dpmc.h>
25 #include <asm/portmux.h>
26 #include <asm/bfin_sdh.h>
27 #include <mach/bf54x_keys.h>
28 #include <linux/input.h>
29 #include <linux/spi/ad7877.h>
30
31 /*
32 * Name the Board for the /proc/cpuinfo
33 */
34 const char bfin_board_name[] = "ADI BF548-EZKIT";
35
36 /*
37 * Driver needs to know address, irq and flag pin.
38 */
39
40 #if defined(CONFIG_USB_ISP1760_HCD) || defined(CONFIG_USB_ISP1760_HCD_MODULE)
41 #include <linux/usb/isp1760.h>
42 static struct resource bfin_isp1760_resources[] = {
43 [0] = {
44 .start = 0x2C0C0000,
45 .end = 0x2C0C0000 + 0xfffff,
46 .flags = IORESOURCE_MEM,
47 },
48 [1] = {
49 .start = IRQ_PG7,
50 .end = IRQ_PG7,
51 .flags = IORESOURCE_IRQ,
52 },
53 };
54
55 static struct isp1760_platform_data isp1760_priv = {
56 .is_isp1761 = 0,
57 .bus_width_16 = 1,
58 .port1_otg = 0,
59 .analog_oc = 0,
60 .dack_polarity_high = 0,
61 .dreq_polarity_high = 0,
62 };
63
64 static struct platform_device bfin_isp1760_device = {
65 .name = "isp1760",
66 .id = 0,
67 .dev = {
68 .platform_data = &isp1760_priv,
69 },
70 .num_resources = ARRAY_SIZE(bfin_isp1760_resources),
71 .resource = bfin_isp1760_resources,
72 };
73 #endif
74
75 #if defined(CONFIG_FB_BF54X_LQ043) || defined(CONFIG_FB_BF54X_LQ043_MODULE)
76
77 #include <mach/bf54x-lq043.h>
78
79 static struct bfin_bf54xfb_mach_info bf54x_lq043_data = {
80 .width = 95,
81 .height = 54,
82 .xres = {480, 480, 480},
83 .yres = {272, 272, 272},
84 .bpp = {24, 24, 24},
85 .disp = GPIO_PE3,
86 };
87
88 static struct resource bf54x_lq043_resources[] = {
89 {
90 .start = IRQ_EPPI0_ERR,
91 .end = IRQ_EPPI0_ERR,
92 .flags = IORESOURCE_IRQ,
93 },
94 };
95
96 static struct platform_device bf54x_lq043_device = {
97 .name = "bf54x-lq043",
98 .id = -1,
99 .num_resources = ARRAY_SIZE(bf54x_lq043_resources),
100 .resource = bf54x_lq043_resources,
101 .dev = {
102 .platform_data = &bf54x_lq043_data,
103 },
104 };
105 #endif
106
107 #if defined(CONFIG_KEYBOARD_BFIN) || defined(CONFIG_KEYBOARD_BFIN_MODULE)
108 static const unsigned int bf548_keymap[] = {
109 KEYVAL(0, 0, KEY_ENTER),
110 KEYVAL(0, 1, KEY_HELP),
111 KEYVAL(0, 2, KEY_0),
112 KEYVAL(0, 3, KEY_BACKSPACE),
113 KEYVAL(1, 0, KEY_TAB),
114 KEYVAL(1, 1, KEY_9),
115 KEYVAL(1, 2, KEY_8),
116 KEYVAL(1, 3, KEY_7),
117 KEYVAL(2, 0, KEY_DOWN),
118 KEYVAL(2, 1, KEY_6),
119 KEYVAL(2, 2, KEY_5),
120 KEYVAL(2, 3, KEY_4),
121 KEYVAL(3, 0, KEY_UP),
122 KEYVAL(3, 1, KEY_3),
123 KEYVAL(3, 2, KEY_2),
124 KEYVAL(3, 3, KEY_1),
125 };
126
127 static struct bfin_kpad_platform_data bf54x_kpad_data = {
128 .rows = 4,
129 .cols = 4,
130 .keymap = bf548_keymap,
131 .keymapsize = ARRAY_SIZE(bf548_keymap),
132 .repeat = 0,
133 .debounce_time = 5000, /* ns (5ms) */
134 .coldrive_time = 1000, /* ns (1ms) */
135 .keyup_test_interval = 50, /* ms (50ms) */
136 };
137
138 static struct resource bf54x_kpad_resources[] = {
139 {
140 .start = IRQ_KEY,
141 .end = IRQ_KEY,
142 .flags = IORESOURCE_IRQ,
143 },
144 };
145
146 static struct platform_device bf54x_kpad_device = {
147 .name = "bf54x-keys",
148 .id = -1,
149 .num_resources = ARRAY_SIZE(bf54x_kpad_resources),
150 .resource = bf54x_kpad_resources,
151 .dev = {
152 .platform_data = &bf54x_kpad_data,
153 },
154 };
155 #endif
156
157 #if defined(CONFIG_INPUT_BFIN_ROTARY) || defined(CONFIG_INPUT_BFIN_ROTARY_MODULE)
158 #include <asm/bfin_rotary.h>
159
160 static struct bfin_rotary_platform_data bfin_rotary_data = {
161 /*.rotary_up_key = KEY_UP,*/
162 /*.rotary_down_key = KEY_DOWN,*/
163 .rotary_rel_code = REL_WHEEL,
164 .rotary_button_key = KEY_ENTER,
165 .debounce = 10, /* 0..17 */
166 .mode = ROT_QUAD_ENC | ROT_DEBE,
167 };
168
169 static struct resource bfin_rotary_resources[] = {
170 {
171 .start = IRQ_CNT,
172 .end = IRQ_CNT,
173 .flags = IORESOURCE_IRQ,
174 },
175 };
176
177 static struct platform_device bfin_rotary_device = {
178 .name = "bfin-rotary",
179 .id = -1,
180 .num_resources = ARRAY_SIZE(bfin_rotary_resources),
181 .resource = bfin_rotary_resources,
182 .dev = {
183 .platform_data = &bfin_rotary_data,
184 },
185 };
186 #endif
187
188 #if defined(CONFIG_INPUT_ADXL34X) || defined(CONFIG_INPUT_ADXL34X_MODULE)
189 #include <linux/input/adxl34x.h>
190 static const struct adxl34x_platform_data adxl34x_info = {
191 .x_axis_offset = 0,
192 .y_axis_offset = 0,
193 .z_axis_offset = 0,
194 .tap_threshold = 0x31,
195 .tap_duration = 0x10,
196 .tap_latency = 0x60,
197 .tap_window = 0xF0,
198 .tap_axis_control = ADXL_TAP_X_EN | ADXL_TAP_Y_EN | ADXL_TAP_Z_EN,
199 .act_axis_control = 0xFF,
200 .activity_threshold = 5,
201 .inactivity_threshold = 3,
202 .inactivity_time = 4,
203 .free_fall_threshold = 0x7,
204 .free_fall_time = 0x20,
205 .data_rate = 0x8,
206 .data_range = ADXL_FULL_RES,
207
208 .ev_type = EV_ABS,
209 .ev_code_x = ABS_X, /* EV_REL */
210 .ev_code_y = ABS_Y, /* EV_REL */
211 .ev_code_z = ABS_Z, /* EV_REL */
212
213 .ev_code_tap = {BTN_TOUCH, BTN_TOUCH, BTN_TOUCH}, /* EV_KEY x,y,z */
214
215 /* .ev_code_ff = KEY_F,*/ /* EV_KEY */
216 /* .ev_code_act_inactivity = KEY_A,*/ /* EV_KEY */
217 .power_mode = ADXL_AUTO_SLEEP | ADXL_LINK,
218 .fifo_mode = ADXL_FIFO_STREAM,
219 .orientation_enable = ADXL_EN_ORIENTATION_3D,
220 .deadzone_angle = ADXL_DEADZONE_ANGLE_10p8,
221 .divisor_length = ADXL_LP_FILTER_DIVISOR_16,
222 /* EV_KEY {+Z, +Y, +X, -X, -Y, -Z} */
223 .ev_codes_orient_3d = {BTN_Z, BTN_Y, BTN_X, BTN_A, BTN_B, BTN_C},
224 };
225 #endif
226
227 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
228 static struct platform_device rtc_device = {
229 .name = "rtc-bfin",
230 .id = -1,
231 };
232 #endif
233
234 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
235 #ifdef CONFIG_SERIAL_BFIN_UART0
236 static struct resource bfin_uart0_resources[] = {
237 {
238 .start = UART0_DLL,
239 .end = UART0_RBR+2,
240 .flags = IORESOURCE_MEM,
241 },
242 {
243 .start = IRQ_UART0_RX,
244 .end = IRQ_UART0_RX+1,
245 .flags = IORESOURCE_IRQ,
246 },
247 {
248 .start = IRQ_UART0_ERROR,
249 .end = IRQ_UART0_ERROR,
250 .flags = IORESOURCE_IRQ,
251 },
252 {
253 .start = CH_UART0_TX,
254 .end = CH_UART0_TX,
255 .flags = IORESOURCE_DMA,
256 },
257 {
258 .start = CH_UART0_RX,
259 .end = CH_UART0_RX,
260 .flags = IORESOURCE_DMA,
261 },
262 };
263
264 static unsigned short bfin_uart0_peripherals[] = {
265 P_UART0_TX, P_UART0_RX, 0
266 };
267
268 static struct platform_device bfin_uart0_device = {
269 .name = "bfin-uart",
270 .id = 0,
271 .num_resources = ARRAY_SIZE(bfin_uart0_resources),
272 .resource = bfin_uart0_resources,
273 .dev = {
274 .platform_data = &bfin_uart0_peripherals, /* Passed to driver */
275 },
276 };
277 #endif
278 #ifdef CONFIG_SERIAL_BFIN_UART1
279 static struct resource bfin_uart1_resources[] = {
280 {
281 .start = UART1_DLL,
282 .end = UART1_RBR+2,
283 .flags = IORESOURCE_MEM,
284 },
285 {
286 .start = IRQ_UART1_RX,
287 .end = IRQ_UART1_RX+1,
288 .flags = IORESOURCE_IRQ,
289 },
290 {
291 .start = IRQ_UART1_ERROR,
292 .end = IRQ_UART1_ERROR,
293 .flags = IORESOURCE_IRQ,
294 },
295 {
296 .start = CH_UART1_TX,
297 .end = CH_UART1_TX,
298 .flags = IORESOURCE_DMA,
299 },
300 {
301 .start = CH_UART1_RX,
302 .end = CH_UART1_RX,
303 .flags = IORESOURCE_DMA,
304 },
305 #ifdef CONFIG_BFIN_UART1_CTSRTS
306 { /* CTS pin -- 0 means not supported */
307 .start = GPIO_PE10,
308 .end = GPIO_PE10,
309 .flags = IORESOURCE_IO,
310 },
311 { /* RTS pin -- 0 means not supported */
312 .start = GPIO_PE9,
313 .end = GPIO_PE9,
314 .flags = IORESOURCE_IO,
315 },
316 #endif
317 };
318
319 static unsigned short bfin_uart1_peripherals[] = {
320 P_UART1_TX, P_UART1_RX,
321 #ifdef CONFIG_BFIN_UART1_CTSRTS
322 P_UART1_RTS, P_UART1_CTS,
323 #endif
324 0
325 };
326
327 static struct platform_device bfin_uart1_device = {
328 .name = "bfin-uart",
329 .id = 1,
330 .num_resources = ARRAY_SIZE(bfin_uart1_resources),
331 .resource = bfin_uart1_resources,
332 .dev = {
333 .platform_data = &bfin_uart1_peripherals, /* Passed to driver */
334 },
335 };
336 #endif
337 #ifdef CONFIG_SERIAL_BFIN_UART2
338 static struct resource bfin_uart2_resources[] = {
339 {
340 .start = UART2_DLL,
341 .end = UART2_RBR+2,
342 .flags = IORESOURCE_MEM,
343 },
344 {
345 .start = IRQ_UART2_RX,
346 .end = IRQ_UART2_RX+1,
347 .flags = IORESOURCE_IRQ,
348 },
349 {
350 .start = IRQ_UART2_ERROR,
351 .end = IRQ_UART2_ERROR,
352 .flags = IORESOURCE_IRQ,
353 },
354 {
355 .start = CH_UART2_TX,
356 .end = CH_UART2_TX,
357 .flags = IORESOURCE_DMA,
358 },
359 {
360 .start = CH_UART2_RX,
361 .end = CH_UART2_RX,
362 .flags = IORESOURCE_DMA,
363 },
364 };
365
366 static unsigned short bfin_uart2_peripherals[] = {
367 P_UART2_TX, P_UART2_RX, 0
368 };
369
370 static struct platform_device bfin_uart2_device = {
371 .name = "bfin-uart",
372 .id = 2,
373 .num_resources = ARRAY_SIZE(bfin_uart2_resources),
374 .resource = bfin_uart2_resources,
375 .dev = {
376 .platform_data = &bfin_uart2_peripherals, /* Passed to driver */
377 },
378 };
379 #endif
380 #ifdef CONFIG_SERIAL_BFIN_UART3
381 static struct resource bfin_uart3_resources[] = {
382 {
383 .start = UART3_DLL,
384 .end = UART3_RBR+2,
385 .flags = IORESOURCE_MEM,
386 },
387 {
388 .start = IRQ_UART3_RX,
389 .end = IRQ_UART3_RX+1,
390 .flags = IORESOURCE_IRQ,
391 },
392 {
393 .start = IRQ_UART3_ERROR,
394 .end = IRQ_UART3_ERROR,
395 .flags = IORESOURCE_IRQ,
396 },
397 {
398 .start = CH_UART3_TX,
399 .end = CH_UART3_TX,
400 .flags = IORESOURCE_DMA,
401 },
402 {
403 .start = CH_UART3_RX,
404 .end = CH_UART3_RX,
405 .flags = IORESOURCE_DMA,
406 },
407 #ifdef CONFIG_BFIN_UART3_CTSRTS
408 { /* CTS pin -- 0 means not supported */
409 .start = GPIO_PB3,
410 .end = GPIO_PB3,
411 .flags = IORESOURCE_IO,
412 },
413 { /* RTS pin -- 0 means not supported */
414 .start = GPIO_PB2,
415 .end = GPIO_PB2,
416 .flags = IORESOURCE_IO,
417 },
418 #endif
419 };
420
421 static unsigned short bfin_uart3_peripherals[] = {
422 P_UART3_TX, P_UART3_RX,
423 #ifdef CONFIG_BFIN_UART3_CTSRTS
424 P_UART3_RTS, P_UART3_CTS,
425 #endif
426 0
427 };
428
429 static struct platform_device bfin_uart3_device = {
430 .name = "bfin-uart",
431 .id = 3,
432 .num_resources = ARRAY_SIZE(bfin_uart3_resources),
433 .resource = bfin_uart3_resources,
434 .dev = {
435 .platform_data = &bfin_uart3_peripherals, /* Passed to driver */
436 },
437 };
438 #endif
439 #endif
440
441 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
442 #ifdef CONFIG_BFIN_SIR0
443 static struct resource bfin_sir0_resources[] = {
444 {
445 .start = 0xFFC00400,
446 .end = 0xFFC004FF,
447 .flags = IORESOURCE_MEM,
448 },
449 {
450 .start = IRQ_UART0_RX,
451 .end = IRQ_UART0_RX+1,
452 .flags = IORESOURCE_IRQ,
453 },
454 {
455 .start = CH_UART0_RX,
456 .end = CH_UART0_RX+1,
457 .flags = IORESOURCE_DMA,
458 },
459 };
460 static struct platform_device bfin_sir0_device = {
461 .name = "bfin_sir",
462 .id = 0,
463 .num_resources = ARRAY_SIZE(bfin_sir0_resources),
464 .resource = bfin_sir0_resources,
465 };
466 #endif
467 #ifdef CONFIG_BFIN_SIR1
468 static struct resource bfin_sir1_resources[] = {
469 {
470 .start = 0xFFC02000,
471 .end = 0xFFC020FF,
472 .flags = IORESOURCE_MEM,
473 },
474 {
475 .start = IRQ_UART1_RX,
476 .end = IRQ_UART1_RX+1,
477 .flags = IORESOURCE_IRQ,
478 },
479 {
480 .start = CH_UART1_RX,
481 .end = CH_UART1_RX+1,
482 .flags = IORESOURCE_DMA,
483 },
484 };
485 static struct platform_device bfin_sir1_device = {
486 .name = "bfin_sir",
487 .id = 1,
488 .num_resources = ARRAY_SIZE(bfin_sir1_resources),
489 .resource = bfin_sir1_resources,
490 };
491 #endif
492 #ifdef CONFIG_BFIN_SIR2
493 static struct resource bfin_sir2_resources[] = {
494 {
495 .start = 0xFFC02100,
496 .end = 0xFFC021FF,
497 .flags = IORESOURCE_MEM,
498 },
499 {
500 .start = IRQ_UART2_RX,
501 .end = IRQ_UART2_RX+1,
502 .flags = IORESOURCE_IRQ,
503 },
504 {
505 .start = CH_UART2_RX,
506 .end = CH_UART2_RX+1,
507 .flags = IORESOURCE_DMA,
508 },
509 };
510 static struct platform_device bfin_sir2_device = {
511 .name = "bfin_sir",
512 .id = 2,
513 .num_resources = ARRAY_SIZE(bfin_sir2_resources),
514 .resource = bfin_sir2_resources,
515 };
516 #endif
517 #ifdef CONFIG_BFIN_SIR3
518 static struct resource bfin_sir3_resources[] = {
519 {
520 .start = 0xFFC03100,
521 .end = 0xFFC031FF,
522 .flags = IORESOURCE_MEM,
523 },
524 {
525 .start = IRQ_UART3_RX,
526 .end = IRQ_UART3_RX+1,
527 .flags = IORESOURCE_IRQ,
528 },
529 {
530 .start = CH_UART3_RX,
531 .end = CH_UART3_RX+1,
532 .flags = IORESOURCE_DMA,
533 },
534 };
535 static struct platform_device bfin_sir3_device = {
536 .name = "bfin_sir",
537 .id = 3,
538 .num_resources = ARRAY_SIZE(bfin_sir3_resources),
539 .resource = bfin_sir3_resources,
540 };
541 #endif
542 #endif
543
544 #if defined(CONFIG_SMSC911X) || defined(CONFIG_SMSC911X_MODULE)
545 #include <linux/smsc911x.h>
546
547 static struct resource smsc911x_resources[] = {
548 {
549 .name = "smsc911x-memory",
550 .start = 0x24000000,
551 .end = 0x24000000 + 0xFF,
552 .flags = IORESOURCE_MEM,
553 },
554 {
555 .start = IRQ_PE8,
556 .end = IRQ_PE8,
557 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
558 },
559 };
560
561 static struct smsc911x_platform_config smsc911x_config = {
562 .flags = SMSC911X_USE_32BIT,
563 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
564 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
565 .phy_interface = PHY_INTERFACE_MODE_MII,
566 };
567
568 static struct platform_device smsc911x_device = {
569 .name = "smsc911x",
570 .id = 0,
571 .num_resources = ARRAY_SIZE(smsc911x_resources),
572 .resource = smsc911x_resources,
573 .dev = {
574 .platform_data = &smsc911x_config,
575 },
576 };
577 #endif
578
579 #if defined(CONFIG_USB_MUSB_HDRC) || defined(CONFIG_USB_MUSB_HDRC_MODULE)
580 static struct resource musb_resources[] = {
581 [0] = {
582 .start = 0xFFC03C00,
583 .end = 0xFFC040FF,
584 .flags = IORESOURCE_MEM,
585 },
586 [1] = { /* general IRQ */
587 .start = IRQ_USB_INT0,
588 .end = IRQ_USB_INT0,
589 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
590 .name = "mc"
591 },
592 [2] = { /* DMA IRQ */
593 .start = IRQ_USB_DMA,
594 .end = IRQ_USB_DMA,
595 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
596 .name = "dma"
597 },
598 };
599
600 static struct musb_hdrc_config musb_config = {
601 .multipoint = 0,
602 .dyn_fifo = 0,
603 .soft_con = 1,
604 .dma = 1,
605 .num_eps = 8,
606 .dma_channels = 8,
607 .gpio_vrsel = GPIO_PE7,
608 /* Some custom boards need to be active low, just set it to "0"
609 * if it is the case.
610 */
611 .gpio_vrsel_active = 1,
612 .clkin = 24, /* musb CLKIN in MHZ */
613 };
614
615 static struct musb_hdrc_platform_data musb_plat = {
616 #if defined(CONFIG_USB_MUSB_OTG)
617 .mode = MUSB_OTG,
618 #elif defined(CONFIG_USB_MUSB_HDRC_HCD)
619 .mode = MUSB_HOST,
620 #elif defined(CONFIG_USB_GADGET_MUSB_HDRC)
621 .mode = MUSB_PERIPHERAL,
622 #endif
623 .config = &musb_config,
624 };
625
626 static u64 musb_dmamask = ~(u32)0;
627
628 static struct platform_device musb_device = {
629 .name = "musb-blackfin",
630 .id = 0,
631 .dev = {
632 .dma_mask = &musb_dmamask,
633 .coherent_dma_mask = 0xffffffff,
634 .platform_data = &musb_plat,
635 },
636 .num_resources = ARRAY_SIZE(musb_resources),
637 .resource = musb_resources,
638 };
639 #endif
640
641 #if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
642 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
643 static struct resource bfin_sport0_uart_resources[] = {
644 {
645 .start = SPORT0_TCR1,
646 .end = SPORT0_MRCS3+4,
647 .flags = IORESOURCE_MEM,
648 },
649 {
650 .start = IRQ_SPORT0_RX,
651 .end = IRQ_SPORT0_RX+1,
652 .flags = IORESOURCE_IRQ,
653 },
654 {
655 .start = IRQ_SPORT0_ERROR,
656 .end = IRQ_SPORT0_ERROR,
657 .flags = IORESOURCE_IRQ,
658 },
659 };
660
661 static unsigned short bfin_sport0_peripherals[] = {
662 P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
663 P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
664 };
665
666 static struct platform_device bfin_sport0_uart_device = {
667 .name = "bfin-sport-uart",
668 .id = 0,
669 .num_resources = ARRAY_SIZE(bfin_sport0_uart_resources),
670 .resource = bfin_sport0_uart_resources,
671 .dev = {
672 .platform_data = &bfin_sport0_peripherals, /* Passed to driver */
673 },
674 };
675 #endif
676 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
677 static struct resource bfin_sport1_uart_resources[] = {
678 {
679 .start = SPORT1_TCR1,
680 .end = SPORT1_MRCS3+4,
681 .flags = IORESOURCE_MEM,
682 },
683 {
684 .start = IRQ_SPORT1_RX,
685 .end = IRQ_SPORT1_RX+1,
686 .flags = IORESOURCE_IRQ,
687 },
688 {
689 .start = IRQ_SPORT1_ERROR,
690 .end = IRQ_SPORT1_ERROR,
691 .flags = IORESOURCE_IRQ,
692 },
693 };
694
695 static unsigned short bfin_sport1_peripherals[] = {
696 P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
697 P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
698 };
699
700 static struct platform_device bfin_sport1_uart_device = {
701 .name = "bfin-sport-uart",
702 .id = 1,
703 .num_resources = ARRAY_SIZE(bfin_sport1_uart_resources),
704 .resource = bfin_sport1_uart_resources,
705 .dev = {
706 .platform_data = &bfin_sport1_peripherals, /* Passed to driver */
707 },
708 };
709 #endif
710 #ifdef CONFIG_SERIAL_BFIN_SPORT2_UART
711 static struct resource bfin_sport2_uart_resources[] = {
712 {
713 .start = SPORT2_TCR1,
714 .end = SPORT2_MRCS3+4,
715 .flags = IORESOURCE_MEM,
716 },
717 {
718 .start = IRQ_SPORT2_RX,
719 .end = IRQ_SPORT2_RX+1,
720 .flags = IORESOURCE_IRQ,
721 },
722 {
723 .start = IRQ_SPORT2_ERROR,
724 .end = IRQ_SPORT2_ERROR,
725 .flags = IORESOURCE_IRQ,
726 },
727 };
728
729 static unsigned short bfin_sport2_peripherals[] = {
730 P_SPORT2_TFS, P_SPORT2_DTPRI, P_SPORT2_TSCLK, P_SPORT2_RFS,
731 P_SPORT2_DRPRI, P_SPORT2_RSCLK, P_SPORT2_DRSEC, P_SPORT2_DTSEC, 0
732 };
733
734 static struct platform_device bfin_sport2_uart_device = {
735 .name = "bfin-sport-uart",
736 .id = 2,
737 .num_resources = ARRAY_SIZE(bfin_sport2_uart_resources),
738 .resource = bfin_sport2_uart_resources,
739 .dev = {
740 .platform_data = &bfin_sport2_peripherals, /* Passed to driver */
741 },
742 };
743 #endif
744 #ifdef CONFIG_SERIAL_BFIN_SPORT3_UART
745 static struct resource bfin_sport3_uart_resources[] = {
746 {
747 .start = SPORT3_TCR1,
748 .end = SPORT3_MRCS3+4,
749 .flags = IORESOURCE_MEM,
750 },
751 {
752 .start = IRQ_SPORT3_RX,
753 .end = IRQ_SPORT3_RX+1,
754 .flags = IORESOURCE_IRQ,
755 },
756 {
757 .start = IRQ_SPORT3_ERROR,
758 .end = IRQ_SPORT3_ERROR,
759 .flags = IORESOURCE_IRQ,
760 },
761 };
762
763 static unsigned short bfin_sport3_peripherals[] = {
764 P_SPORT3_TFS, P_SPORT3_DTPRI, P_SPORT3_TSCLK, P_SPORT3_RFS,
765 P_SPORT3_DRPRI, P_SPORT3_RSCLK, P_SPORT3_DRSEC, P_SPORT3_DTSEC, 0
766 };
767
768 static struct platform_device bfin_sport3_uart_device = {
769 .name = "bfin-sport-uart",
770 .id = 3,
771 .num_resources = ARRAY_SIZE(bfin_sport3_uart_resources),
772 .resource = bfin_sport3_uart_resources,
773 .dev = {
774 .platform_data = &bfin_sport3_peripherals, /* Passed to driver */
775 },
776 };
777 #endif
778 #endif
779
780 #if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
781
782 static unsigned short bfin_can0_peripherals[] = {
783 P_CAN0_RX, P_CAN0_TX, 0
784 };
785
786 static struct resource bfin_can0_resources[] = {
787 {
788 .start = 0xFFC02A00,
789 .end = 0xFFC02FFF,
790 .flags = IORESOURCE_MEM,
791 },
792 {
793 .start = IRQ_CAN0_RX,
794 .end = IRQ_CAN0_RX,
795 .flags = IORESOURCE_IRQ,
796 },
797 {
798 .start = IRQ_CAN0_TX,
799 .end = IRQ_CAN0_TX,
800 .flags = IORESOURCE_IRQ,
801 },
802 {
803 .start = IRQ_CAN0_ERROR,
804 .end = IRQ_CAN0_ERROR,
805 .flags = IORESOURCE_IRQ,
806 },
807 };
808
809 static struct platform_device bfin_can0_device = {
810 .name = "bfin_can",
811 .id = 0,
812 .num_resources = ARRAY_SIZE(bfin_can0_resources),
813 .resource = bfin_can0_resources,
814 .dev = {
815 .platform_data = &bfin_can0_peripherals, /* Passed to driver */
816 },
817 };
818
819 static unsigned short bfin_can1_peripherals[] = {
820 P_CAN1_RX, P_CAN1_TX, 0
821 };
822
823 static struct resource bfin_can1_resources[] = {
824 {
825 .start = 0xFFC03200,
826 .end = 0xFFC037FF,
827 .flags = IORESOURCE_MEM,
828 },
829 {
830 .start = IRQ_CAN1_RX,
831 .end = IRQ_CAN1_RX,
832 .flags = IORESOURCE_IRQ,
833 },
834 {
835 .start = IRQ_CAN1_TX,
836 .end = IRQ_CAN1_TX,
837 .flags = IORESOURCE_IRQ,
838 },
839 {
840 .start = IRQ_CAN1_ERROR,
841 .end = IRQ_CAN1_ERROR,
842 .flags = IORESOURCE_IRQ,
843 },
844 };
845
846 static struct platform_device bfin_can1_device = {
847 .name = "bfin_can",
848 .id = 1,
849 .num_resources = ARRAY_SIZE(bfin_can1_resources),
850 .resource = bfin_can1_resources,
851 .dev = {
852 .platform_data = &bfin_can1_peripherals, /* Passed to driver */
853 },
854 };
855
856 #endif
857
858 #if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE)
859 static struct resource bfin_atapi_resources[] = {
860 {
861 .start = 0xFFC03800,
862 .end = 0xFFC0386F,
863 .flags = IORESOURCE_MEM,
864 },
865 {
866 .start = IRQ_ATAPI_ERR,
867 .end = IRQ_ATAPI_ERR,
868 .flags = IORESOURCE_IRQ,
869 },
870 };
871
872 static struct platform_device bfin_atapi_device = {
873 .name = "pata-bf54x",
874 .id = -1,
875 .num_resources = ARRAY_SIZE(bfin_atapi_resources),
876 .resource = bfin_atapi_resources,
877 };
878 #endif
879
880 #if defined(CONFIG_MTD_NAND_BF5XX) || defined(CONFIG_MTD_NAND_BF5XX_MODULE)
881 static struct mtd_partition partition_info[] = {
882 {
883 .name = "bootloader(nand)",
884 .offset = 0,
885 .size = 0x80000,
886 }, {
887 .name = "linux kernel(nand)",
888 .offset = MTDPART_OFS_APPEND,
889 .size = 4 * 1024 * 1024,
890 },
891 {
892 .name = "file system(nand)",
893 .offset = MTDPART_OFS_APPEND,
894 .size = MTDPART_SIZ_FULL,
895 },
896 };
897
898 static struct bf5xx_nand_platform bf5xx_nand_platform = {
899 .data_width = NFC_NWIDTH_8,
900 .partitions = partition_info,
901 .nr_partitions = ARRAY_SIZE(partition_info),
902 .rd_dly = 3,
903 .wr_dly = 3,
904 };
905
906 static struct resource bf5xx_nand_resources[] = {
907 {
908 .start = 0xFFC03B00,
909 .end = 0xFFC03B4F,
910 .flags = IORESOURCE_MEM,
911 },
912 {
913 .start = CH_NFC,
914 .end = CH_NFC,
915 .flags = IORESOURCE_IRQ,
916 },
917 };
918
919 static struct platform_device bf5xx_nand_device = {
920 .name = "bf5xx-nand",
921 .id = 0,
922 .num_resources = ARRAY_SIZE(bf5xx_nand_resources),
923 .resource = bf5xx_nand_resources,
924 .dev = {
925 .platform_data = &bf5xx_nand_platform,
926 },
927 };
928 #endif
929
930 #if defined(CONFIG_SDH_BFIN) || defined(CONFIG_SDH_BFIN_MODULE)
931
932 static struct bfin_sd_host bfin_sdh_data = {
933 .dma_chan = CH_SDH,
934 .irq_int0 = IRQ_SDH_MASK0,
935 .pin_req = {P_SD_D0, P_SD_D1, P_SD_D2, P_SD_D3, P_SD_CLK, P_SD_CMD, 0},
936 };
937
938 static struct platform_device bf54x_sdh_device = {
939 .name = "bfin-sdh",
940 .id = 0,
941 .dev = {
942 .platform_data = &bfin_sdh_data,
943 },
944 };
945 #endif
946
947 #if defined(CONFIG_MTD_PHYSMAP) || defined(CONFIG_MTD_PHYSMAP_MODULE)
948 static struct mtd_partition ezkit_partitions[] = {
949 {
950 .name = "bootloader(nor)",
951 .size = 0x80000,
952 .offset = 0,
953 }, {
954 .name = "linux kernel(nor)",
955 .size = 0x400000,
956 .offset = MTDPART_OFS_APPEND,
957 }, {
958 .name = "file system(nor)",
959 .size = MTDPART_SIZ_FULL,
960 .offset = MTDPART_OFS_APPEND,
961 }
962 };
963
964 static struct physmap_flash_data ezkit_flash_data = {
965 .width = 2,
966 .parts = ezkit_partitions,
967 .nr_parts = ARRAY_SIZE(ezkit_partitions),
968 };
969
970 static struct resource ezkit_flash_resource = {
971 .start = 0x20000000,
972 .end = 0x21ffffff,
973 .flags = IORESOURCE_MEM,
974 };
975
976 static struct platform_device ezkit_flash_device = {
977 .name = "physmap-flash",
978 .id = 0,
979 .dev = {
980 .platform_data = &ezkit_flash_data,
981 },
982 .num_resources = 1,
983 .resource = &ezkit_flash_resource,
984 };
985 #endif
986
987 #if defined(CONFIG_MTD_M25P80) \
988 || defined(CONFIG_MTD_M25P80_MODULE)
989 /* SPI flash chip (m25p16) */
990 static struct mtd_partition bfin_spi_flash_partitions[] = {
991 {
992 .name = "bootloader(spi)",
993 .size = 0x00080000,
994 .offset = 0,
995 .mask_flags = MTD_CAP_ROM
996 }, {
997 .name = "linux kernel(spi)",
998 .size = MTDPART_SIZ_FULL,
999 .offset = MTDPART_OFS_APPEND,
1000 }
1001 };
1002
1003 static struct flash_platform_data bfin_spi_flash_data = {
1004 .name = "m25p80",
1005 .parts = bfin_spi_flash_partitions,
1006 .nr_parts = ARRAY_SIZE(bfin_spi_flash_partitions),
1007 .type = "m25p16",
1008 };
1009
1010 static struct bfin5xx_spi_chip spi_flash_chip_info = {
1011 .enable_dma = 0, /* use dma transfer with this chip*/
1012 .bits_per_word = 8,
1013 };
1014 #endif
1015
1016 #if defined(CONFIG_SND_BF5XX_SOC_AD183X) \
1017 || defined(CONFIG_SND_BF5XX_SOC_AD183X_MODULE)
1018 static struct bfin5xx_spi_chip ad1836_spi_chip_info = {
1019 .enable_dma = 0,
1020 .bits_per_word = 16,
1021 };
1022 #endif
1023
1024 #if defined(CONFIG_TOUCHSCREEN_AD7877) || defined(CONFIG_TOUCHSCREEN_AD7877_MODULE)
1025 static struct bfin5xx_spi_chip spi_ad7877_chip_info = {
1026 .enable_dma = 0,
1027 .bits_per_word = 16,
1028 };
1029
1030 static const struct ad7877_platform_data bfin_ad7877_ts_info = {
1031 .model = 7877,
1032 .vref_delay_usecs = 50, /* internal, no capacitor */
1033 .x_plate_ohms = 419,
1034 .y_plate_ohms = 486,
1035 .pressure_max = 1000,
1036 .pressure_min = 0,
1037 .stopacq_polarity = 1,
1038 .first_conversion_delay = 3,
1039 .acquisition_time = 1,
1040 .averaging = 1,
1041 .pen_down_acc_interval = 1,
1042 };
1043 #endif
1044
1045 #if defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
1046 static struct bfin5xx_spi_chip spidev_chip_info = {
1047 .enable_dma = 0,
1048 .bits_per_word = 8,
1049 };
1050 #endif
1051
1052 #if defined(CONFIG_INPUT_ADXL34X_SPI) || defined(CONFIG_INPUT_ADXL34X_SPI_MODULE)
1053 static struct bfin5xx_spi_chip spi_adxl34x_chip_info = {
1054 .enable_dma = 0, /* use dma transfer with this chip*/
1055 .bits_per_word = 8,
1056 };
1057 #endif
1058
1059 static struct spi_board_info bfin_spi_board_info[] __initdata = {
1060 #if defined(CONFIG_MTD_M25P80) \
1061 || defined(CONFIG_MTD_M25P80_MODULE)
1062 {
1063 /* the modalias must be the same as spi device driver name */
1064 .modalias = "m25p80", /* Name of spi_driver for this device */
1065 .max_speed_hz = 25000000, /* max spi clock (SCK) speed in HZ */
1066 .bus_num = 0, /* Framework bus number */
1067 .chip_select = 1, /* SPI_SSEL1*/
1068 .platform_data = &bfin_spi_flash_data,
1069 .controller_data = &spi_flash_chip_info,
1070 .mode = SPI_MODE_3,
1071 },
1072 #endif
1073 #if defined(CONFIG_SND_BF5XX_SOC_AD183X) \
1074 || defined(CONFIG_SND_BF5XX_SOC_AD183X_MODULE)
1075 {
1076 .modalias = "ad183x",
1077 .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */
1078 .bus_num = 1,
1079 .chip_select = 4,
1080 .controller_data = &ad1836_spi_chip_info,
1081 },
1082 #endif
1083 #if defined(CONFIG_TOUCHSCREEN_AD7877) || defined(CONFIG_TOUCHSCREEN_AD7877_MODULE)
1084 {
1085 .modalias = "ad7877",
1086 .platform_data = &bfin_ad7877_ts_info,
1087 .irq = IRQ_PB4, /* old boards (<=Rev 1.3) use IRQ_PJ11 */
1088 .max_speed_hz = 12500000, /* max spi clock (SCK) speed in HZ */
1089 .bus_num = 0,
1090 .chip_select = 2,
1091 .controller_data = &spi_ad7877_chip_info,
1092 },
1093 #endif
1094 #if defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
1095 {
1096 .modalias = "spidev",
1097 .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */
1098 .bus_num = 0,
1099 .chip_select = 1,
1100 .controller_data = &spidev_chip_info,
1101 },
1102 #endif
1103 #if defined(CONFIG_INPUT_ADXL34X_SPI) || defined(CONFIG_INPUT_ADXL34X_SPI_MODULE)
1104 {
1105 .modalias = "adxl34x",
1106 .platform_data = &adxl34x_info,
1107 .irq = IRQ_PC5,
1108 .max_speed_hz = 5000000, /* max spi clock (SCK) speed in HZ */
1109 .bus_num = 1,
1110 .chip_select = 2,
1111 .controller_data = &spi_adxl34x_chip_info,
1112 .mode = SPI_MODE_3,
1113 },
1114 #endif
1115 };
1116 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
1117 /* SPI (0) */
1118 static struct resource bfin_spi0_resource[] = {
1119 [0] = {
1120 .start = SPI0_REGBASE,
1121 .end = SPI0_REGBASE + 0xFF,
1122 .flags = IORESOURCE_MEM,
1123 },
1124 [1] = {
1125 .start = CH_SPI0,
1126 .end = CH_SPI0,
1127 .flags = IORESOURCE_DMA,
1128 },
1129 [2] = {
1130 .start = IRQ_SPI0,
1131 .end = IRQ_SPI0,
1132 .flags = IORESOURCE_IRQ,
1133 }
1134 };
1135
1136 /* SPI (1) */
1137 static struct resource bfin_spi1_resource[] = {
1138 [0] = {
1139 .start = SPI1_REGBASE,
1140 .end = SPI1_REGBASE + 0xFF,
1141 .flags = IORESOURCE_MEM,
1142 },
1143 [1] = {
1144 .start = CH_SPI1,
1145 .end = CH_SPI1,
1146 .flags = IORESOURCE_DMA,
1147 },
1148 [2] = {
1149 .start = IRQ_SPI1,
1150 .end = IRQ_SPI1,
1151 .flags = IORESOURCE_IRQ,
1152 }
1153 };
1154
1155 /* SPI controller data */
1156 static struct bfin5xx_spi_master bf54x_spi_master_info0 = {
1157 .num_chipselect = 4,
1158 .enable_dma = 1, /* master has the ability to do dma transfer */
1159 .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
1160 };
1161
1162 static struct platform_device bf54x_spi_master0 = {
1163 .name = "bfin-spi",
1164 .id = 0, /* Bus number */
1165 .num_resources = ARRAY_SIZE(bfin_spi0_resource),
1166 .resource = bfin_spi0_resource,
1167 .dev = {
1168 .platform_data = &bf54x_spi_master_info0, /* Passed to driver */
1169 },
1170 };
1171
1172 static struct bfin5xx_spi_master bf54x_spi_master_info1 = {
1173 .num_chipselect = 4,
1174 .enable_dma = 1, /* master has the ability to do dma transfer */
1175 .pin_req = {P_SPI1_SCK, P_SPI1_MISO, P_SPI1_MOSI, 0},
1176 };
1177
1178 static struct platform_device bf54x_spi_master1 = {
1179 .name = "bfin-spi",
1180 .id = 1, /* Bus number */
1181 .num_resources = ARRAY_SIZE(bfin_spi1_resource),
1182 .resource = bfin_spi1_resource,
1183 .dev = {
1184 .platform_data = &bf54x_spi_master_info1, /* Passed to driver */
1185 },
1186 };
1187 #endif /* spi master and devices */
1188
1189 #if defined(CONFIG_I2C_BLACKFIN_TWI) || defined(CONFIG_I2C_BLACKFIN_TWI_MODULE)
1190 static struct resource bfin_twi0_resource[] = {
1191 [0] = {
1192 .start = TWI0_REGBASE,
1193 .end = TWI0_REGBASE + 0xFF,
1194 .flags = IORESOURCE_MEM,
1195 },
1196 [1] = {
1197 .start = IRQ_TWI0,
1198 .end = IRQ_TWI0,
1199 .flags = IORESOURCE_IRQ,
1200 },
1201 };
1202
1203 static struct platform_device i2c_bfin_twi0_device = {
1204 .name = "i2c-bfin-twi",
1205 .id = 0,
1206 .num_resources = ARRAY_SIZE(bfin_twi0_resource),
1207 .resource = bfin_twi0_resource,
1208 };
1209
1210 #if !defined(CONFIG_BF542) /* The BF542 only has 1 TWI */
1211 static struct resource bfin_twi1_resource[] = {
1212 [0] = {
1213 .start = TWI1_REGBASE,
1214 .end = TWI1_REGBASE + 0xFF,
1215 .flags = IORESOURCE_MEM,
1216 },
1217 [1] = {
1218 .start = IRQ_TWI1,
1219 .end = IRQ_TWI1,
1220 .flags = IORESOURCE_IRQ,
1221 },
1222 };
1223
1224 static struct platform_device i2c_bfin_twi1_device = {
1225 .name = "i2c-bfin-twi",
1226 .id = 1,
1227 .num_resources = ARRAY_SIZE(bfin_twi1_resource),
1228 .resource = bfin_twi1_resource,
1229 };
1230 #endif
1231 #endif
1232
1233 static struct i2c_board_info __initdata bfin_i2c_board_info0[] = {
1234 };
1235
1236 #if !defined(CONFIG_BF542) /* The BF542 only has 1 TWI */
1237 static struct i2c_board_info __initdata bfin_i2c_board_info1[] = {
1238 #if defined(CONFIG_BFIN_TWI_LCD) || defined(CONFIG_BFIN_TWI_LCD_MODULE)
1239 {
1240 I2C_BOARD_INFO("pcf8574_lcd", 0x22),
1241 },
1242 #endif
1243 #if defined(CONFIG_INPUT_PCF8574) || defined(CONFIG_INPUT_PCF8574_MODULE)
1244 {
1245 I2C_BOARD_INFO("pcf8574_keypad", 0x27),
1246 .irq = 212,
1247 },
1248 #endif
1249 #if defined(CONFIG_INPUT_ADXL34X_I2C) || defined(CONFIG_INPUT_ADXL34X_I2C_MODULE)
1250 {
1251 I2C_BOARD_INFO("adxl34x", 0x53),
1252 .irq = IRQ_PC5,
1253 .platform_data = (void *)&adxl34x_info,
1254 },
1255 #endif
1256 #if defined(CONFIG_BFIN_TWI_LCD) || defined(CONFIG_BFIN_TWI_LCD_MODULE)
1257 {
1258 I2C_BOARD_INFO("ad5252", 0x2f),
1259 },
1260 #endif
1261 };
1262 #endif
1263
1264 #if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
1265 #include <linux/gpio_keys.h>
1266
1267 static struct gpio_keys_button bfin_gpio_keys_table[] = {
1268 {BTN_0, GPIO_PB8, 1, "gpio-keys: BTN0"},
1269 {BTN_1, GPIO_PB9, 1, "gpio-keys: BTN1"},
1270 {BTN_2, GPIO_PB10, 1, "gpio-keys: BTN2"},
1271 {BTN_3, GPIO_PB11, 1, "gpio-keys: BTN3"},
1272 };
1273
1274 static struct gpio_keys_platform_data bfin_gpio_keys_data = {
1275 .buttons = bfin_gpio_keys_table,
1276 .nbuttons = ARRAY_SIZE(bfin_gpio_keys_table),
1277 };
1278
1279 static struct platform_device bfin_device_gpiokeys = {
1280 .name = "gpio-keys",
1281 .dev = {
1282 .platform_data = &bfin_gpio_keys_data,
1283 },
1284 };
1285 #endif
1286
1287 static const unsigned int cclk_vlev_datasheet[] =
1288 {
1289 /*
1290 * Internal VLEV BF54XSBBC1533
1291 ****temporarily using these values until data sheet is updated
1292 */
1293 VRPAIR(VLEV_085, 150000000),
1294 VRPAIR(VLEV_090, 250000000),
1295 VRPAIR(VLEV_110, 276000000),
1296 VRPAIR(VLEV_115, 301000000),
1297 VRPAIR(VLEV_120, 525000000),
1298 VRPAIR(VLEV_125, 550000000),
1299 VRPAIR(VLEV_130, 600000000),
1300 };
1301
1302 static struct bfin_dpmc_platform_data bfin_dmpc_vreg_data = {
1303 .tuple_tab = cclk_vlev_datasheet,
1304 .tabsize = ARRAY_SIZE(cclk_vlev_datasheet),
1305 .vr_settling_time = 25 /* us */,
1306 };
1307
1308 static struct platform_device bfin_dpmc = {
1309 .name = "bfin dpmc",
1310 .dev = {
1311 .platform_data = &bfin_dmpc_vreg_data,
1312 },
1313 };
1314
1315 #if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE)
1316 static struct platform_device bfin_i2s = {
1317 .name = "bfin-i2s",
1318 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1319 /* TODO: add platform data here */
1320 };
1321 #endif
1322
1323 #if defined(CONFIG_SND_BF5XX_TDM) || defined(CONFIG_SND_BF5XX_TDM_MODULE)
1324 static struct platform_device bfin_tdm = {
1325 .name = "bfin-tdm",
1326 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1327 /* TODO: add platform data here */
1328 };
1329 #endif
1330
1331 #if defined(CONFIG_SND_BF5XX_AC97) || defined(CONFIG_SND_BF5XX_AC97_MODULE)
1332 static struct platform_device bfin_ac97 = {
1333 .name = "bfin-ac97",
1334 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1335 /* TODO: add platform data here */
1336 };
1337 #endif
1338
1339 static struct platform_device *ezkit_devices[] __initdata = {
1340
1341 &bfin_dpmc,
1342
1343 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
1344 &rtc_device,
1345 #endif
1346
1347 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
1348 #ifdef CONFIG_SERIAL_BFIN_UART0
1349 &bfin_uart0_device,
1350 #endif
1351 #ifdef CONFIG_SERIAL_BFIN_UART1
1352 &bfin_uart1_device,
1353 #endif
1354 #ifdef CONFIG_SERIAL_BFIN_UART2
1355 &bfin_uart2_device,
1356 #endif
1357 #ifdef CONFIG_SERIAL_BFIN_UART3
1358 &bfin_uart3_device,
1359 #endif
1360 #endif
1361
1362 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
1363 #ifdef CONFIG_BFIN_SIR0
1364 &bfin_sir0_device,
1365 #endif
1366 #ifdef CONFIG_BFIN_SIR1
1367 &bfin_sir1_device,
1368 #endif
1369 #ifdef CONFIG_BFIN_SIR2
1370 &bfin_sir2_device,
1371 #endif
1372 #ifdef CONFIG_BFIN_SIR3
1373 &bfin_sir3_device,
1374 #endif
1375 #endif
1376
1377 #if defined(CONFIG_FB_BF54X_LQ043) || defined(CONFIG_FB_BF54X_LQ043_MODULE)
1378 &bf54x_lq043_device,
1379 #endif
1380
1381 #if defined(CONFIG_SMSC911X) || defined(CONFIG_SMSC911X_MODULE)
1382 &smsc911x_device,
1383 #endif
1384
1385 #if defined(CONFIG_USB_MUSB_HDRC) || defined(CONFIG_USB_MUSB_HDRC_MODULE)
1386 &musb_device,
1387 #endif
1388
1389 #if defined(CONFIG_USB_ISP1760_HCD) || defined(CONFIG_USB_ISP1760_HCD_MODULE)
1390 &bfin_isp1760_device,
1391 #endif
1392
1393 #if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
1394 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
1395 &bfin_sport0_uart_device,
1396 #endif
1397 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
1398 &bfin_sport1_uart_device,
1399 #endif
1400 #ifdef CONFIG_SERIAL_BFIN_SPORT2_UART
1401 &bfin_sport2_uart_device,
1402 #endif
1403 #ifdef CONFIG_SERIAL_BFIN_SPORT3_UART
1404 &bfin_sport3_uart_device,
1405 #endif
1406 #endif
1407
1408 #if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
1409 &bfin_can0_device,
1410 &bfin_can1_device,
1411 #endif
1412
1413 #if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE)
1414 &bfin_atapi_device,
1415 #endif
1416
1417 #if defined(CONFIG_MTD_NAND_BF5XX) || defined(CONFIG_MTD_NAND_BF5XX_MODULE)
1418 &bf5xx_nand_device,
1419 #endif
1420
1421 #if defined(CONFIG_SDH_BFIN) || defined(CONFIG_SDH_BFIN_MODULE)
1422 &bf54x_sdh_device,
1423 #endif
1424
1425 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
1426 &bf54x_spi_master0,
1427 &bf54x_spi_master1,
1428 #endif
1429
1430 #if defined(CONFIG_KEYBOARD_BFIN) || defined(CONFIG_KEYBOARD_BFIN_MODULE)
1431 &bf54x_kpad_device,
1432 #endif
1433
1434 #if defined(CONFIG_INPUT_BFIN_ROTARY) || defined(CONFIG_INPUT_BFIN_ROTARY_MODULE)
1435 &bfin_rotary_device,
1436 #endif
1437
1438 #if defined(CONFIG_I2C_BLACKFIN_TWI) || defined(CONFIG_I2C_BLACKFIN_TWI_MODULE)
1439 &i2c_bfin_twi0_device,
1440 #if !defined(CONFIG_BF542)
1441 &i2c_bfin_twi1_device,
1442 #endif
1443 #endif
1444
1445 #if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
1446 &bfin_device_gpiokeys,
1447 #endif
1448
1449 #if defined(CONFIG_MTD_PHYSMAP) || defined(CONFIG_MTD_PHYSMAP_MODULE)
1450 &ezkit_flash_device,
1451 #endif
1452
1453 #if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE)
1454 &bfin_i2s,
1455 #endif
1456
1457 #if defined(CONFIG_SND_BF5XX_TDM) || defined(CONFIG_SND_BF5XX_TDM_MODULE)
1458 &bfin_tdm,
1459 #endif
1460
1461 #if defined(CONFIG_SND_BF5XX_AC97) || defined(CONFIG_SND_BF5XX_AC97_MODULE)
1462 &bfin_ac97,
1463 #endif
1464 };
1465
1466 static int __init ezkit_init(void)
1467 {
1468 printk(KERN_INFO "%s(): registering device resources\n", __func__);
1469
1470 i2c_register_board_info(0, bfin_i2c_board_info0,
1471 ARRAY_SIZE(bfin_i2c_board_info0));
1472 #if !defined(CONFIG_BF542) /* The BF542 only has 1 TWI */
1473 i2c_register_board_info(1, bfin_i2c_board_info1,
1474 ARRAY_SIZE(bfin_i2c_board_info1));
1475 #endif
1476
1477 platform_add_devices(ezkit_devices, ARRAY_SIZE(ezkit_devices));
1478
1479 spi_register_board_info(bfin_spi_board_info, ARRAY_SIZE(bfin_spi_board_info));
1480
1481 return 0;
1482 }
1483
1484 arch_initcall(ezkit_init);
1485
1486 static struct platform_device *ezkit_early_devices[] __initdata = {
1487 #if defined(CONFIG_SERIAL_BFIN_CONSOLE) || defined(CONFIG_EARLY_PRINTK)
1488 #ifdef CONFIG_SERIAL_BFIN_UART0
1489 &bfin_uart0_device,
1490 #endif
1491 #ifdef CONFIG_SERIAL_BFIN_UART1
1492 &bfin_uart1_device,
1493 #endif
1494 #ifdef CONFIG_SERIAL_BFIN_UART2
1495 &bfin_uart2_device,
1496 #endif
1497 #ifdef CONFIG_SERIAL_BFIN_UART3
1498 &bfin_uart3_device,
1499 #endif
1500 #endif
1501
1502 #if defined(CONFIG_SERIAL_BFIN_SPORT_CONSOLE)
1503 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
1504 &bfin_sport0_uart_device,
1505 #endif
1506 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
1507 &bfin_sport1_uart_device,
1508 #endif
1509 #ifdef CONFIG_SERIAL_BFIN_SPORT2_UART
1510 &bfin_sport2_uart_device,
1511 #endif
1512 #ifdef CONFIG_SERIAL_BFIN_SPORT3_UART
1513 &bfin_sport3_uart_device,
1514 #endif
1515 #endif
1516 };
1517
1518 void __init native_machine_early_platform_add_devices(void)
1519 {
1520 printk(KERN_INFO "register early platform devices\n");
1521 early_platform_add_devices(ezkit_early_devices,
1522 ARRAY_SIZE(ezkit_early_devices));
1523 }