?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Pull bugzilla-9429 into release branch
[pv_ops_mirror.git] / drivers / net / ucc_geth.c
bloba3ff270593f1e39d73681119dcfc7234f9f9b212
1 /*
2 * Copyright (C) 2006-2007 Freescale Semicondutor, Inc. All rights reserved.
3 *
4 * Author: Shlomi Gridish <gridish@freescale.com>
5 * Li Yang <leoli@freescale.com>
6 *
7 * Description:
8 * QE UCC Gigabit Ethernet Driver
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 */
15 #include <linux/kernel.h>
16 #include <linux/init.h>
17 #include <linux/errno.h>
18 #include <linux/slab.h>
19 #include <linux/stddef.h>
20 #include <linux/interrupt.h>
21 #include <linux/netdevice.h>
22 #include <linux/etherdevice.h>
23 #include <linux/skbuff.h>
24 #include <linux/spinlock.h>
25 #include <linux/mm.h>
26 #include <linux/dma-mapping.h>
27 #include <linux/fsl_devices.h>
28 #include <linux/mii.h>
29 #include <linux/phy.h>
30 #include <linux/workqueue.h>
31
32 #include <asm/of_platform.h>
33 #include <asm/uaccess.h>
34 #include <asm/irq.h>
35 #include <asm/io.h>
36 #include <asm/immap_qe.h>
37 #include <asm/qe.h>
38 #include <asm/ucc.h>
39 #include <asm/ucc_fast.h>
40
41 #include "ucc_geth.h"
42 #include "ucc_geth_mii.h"
43
44 #undef DEBUG
45
46 #define ugeth_printk(level, format, arg...) \
47 printk(level format "\n", ## arg)
48
49 #define ugeth_dbg(format, arg...) \
50 ugeth_printk(KERN_DEBUG , format , ## arg)
51 #define ugeth_err(format, arg...) \
52 ugeth_printk(KERN_ERR , format , ## arg)
53 #define ugeth_info(format, arg...) \
54 ugeth_printk(KERN_INFO , format , ## arg)
55 #define ugeth_warn(format, arg...) \
56 ugeth_printk(KERN_WARNING , format , ## arg)
57
58 #ifdef UGETH_VERBOSE_DEBUG
59 #define ugeth_vdbg ugeth_dbg
60 #else
61 #define ugeth_vdbg(fmt, args...) do { } while (0)
62 #endif /* UGETH_VERBOSE_DEBUG */
63 #define UGETH_MSG_DEFAULT (NETIF_MSG_IFUP << 1 ) - 1
64
65 void uec_set_ethtool_ops(struct net_device *netdev);
66
67 static DEFINE_SPINLOCK(ugeth_lock);
68
69 static struct {
70 u32 msg_enable;
71 } debug = { -1 };
72
73 module_param_named(debug, debug.msg_enable, int, 0);
74 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 0xffff=all)");
75
76 static struct ucc_geth_info ugeth_primary_info = {
77 .uf_info = {
78 .bd_mem_part = MEM_PART_SYSTEM,
79 .rtsm = UCC_FAST_SEND_IDLES_BETWEEN_FRAMES,
80 .max_rx_buf_length = 1536,
81 /* adjusted at startup if max-speed 1000 */
82 .urfs = UCC_GETH_URFS_INIT,
83 .urfet = UCC_GETH_URFET_INIT,
84 .urfset = UCC_GETH_URFSET_INIT,
85 .utfs = UCC_GETH_UTFS_INIT,
86 .utfet = UCC_GETH_UTFET_INIT,
87 .utftt = UCC_GETH_UTFTT_INIT,
88 .ufpt = 256,
89 .mode = UCC_FAST_PROTOCOL_MODE_ETHERNET,
90 .ttx_trx = UCC_FAST_GUMR_TRANSPARENT_TTX_TRX_NORMAL,
91 .tenc = UCC_FAST_TX_ENCODING_NRZ,
92 .renc = UCC_FAST_RX_ENCODING_NRZ,
93 .tcrc = UCC_FAST_16_BIT_CRC,
94 .synl = UCC_FAST_SYNC_LEN_NOT_USED,
95 },
96 .numQueuesTx = 1,
97 .numQueuesRx = 1,
98 .extendedFilteringChainPointer = ((uint32_t) NULL),
99 .typeorlen = 3072 /*1536 */ ,
100 .nonBackToBackIfgPart1 = 0x40,
101 .nonBackToBackIfgPart2 = 0x60,
102 .miminumInterFrameGapEnforcement = 0x50,
103 .backToBackInterFrameGap = 0x60,
104 .mblinterval = 128,
105 .nortsrbytetime = 5,
106 .fracsiz = 1,
107 .strictpriorityq = 0xff,
108 .altBebTruncation = 0xa,
109 .excessDefer = 1,
110 .maxRetransmission = 0xf,
111 .collisionWindow = 0x37,
112 .receiveFlowControl = 1,
113 .transmitFlowControl = 1,
114 .maxGroupAddrInHash = 4,
115 .maxIndAddrInHash = 4,
116 .prel = 7,
117 .maxFrameLength = 1518,
118 .minFrameLength = 64,
119 .maxD1Length = 1520,
120 .maxD2Length = 1520,
121 .vlantype = 0x8100,
122 .ecamptr = ((uint32_t) NULL),
123 .eventRegMask = UCCE_OTHER,
124 .pausePeriod = 0xf000,
125 .interruptcoalescingmaxvalue = {1, 1, 1, 1, 1, 1, 1, 1},
126 .bdRingLenTx = {
127 TX_BD_RING_LEN,
128 TX_BD_RING_LEN,
129 TX_BD_RING_LEN,
130 TX_BD_RING_LEN,
131 TX_BD_RING_LEN,
132 TX_BD_RING_LEN,
133 TX_BD_RING_LEN,
134 TX_BD_RING_LEN},
135
136 .bdRingLenRx = {
137 RX_BD_RING_LEN,
138 RX_BD_RING_LEN,
139 RX_BD_RING_LEN,
140 RX_BD_RING_LEN,
141 RX_BD_RING_LEN,
142 RX_BD_RING_LEN,
143 RX_BD_RING_LEN,
144 RX_BD_RING_LEN},
145
146 .numStationAddresses = UCC_GETH_NUM_OF_STATION_ADDRESSES_1,
147 .largestexternallookupkeysize =
148 QE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_NONE,
149 .statisticsMode = UCC_GETH_STATISTICS_GATHERING_MODE_HARDWARE |
150 UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_TX |
151 UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_RX,
152 .vlanOperationTagged = UCC_GETH_VLAN_OPERATION_TAGGED_NOP,
153 .vlanOperationNonTagged = UCC_GETH_VLAN_OPERATION_NON_TAGGED_NOP,
154 .rxQoSMode = UCC_GETH_QOS_MODE_DEFAULT,
155 .aufc = UPSMR_AUTOMATIC_FLOW_CONTROL_MODE_NONE,
156 .padAndCrc = MACCFG2_PAD_AND_CRC_MODE_PAD_AND_CRC,
157 .numThreadsTx = UCC_GETH_NUM_OF_THREADS_4,
158 .numThreadsRx = UCC_GETH_NUM_OF_THREADS_4,
159 .riscTx = QE_RISC_ALLOCATION_RISC1_AND_RISC2,
160 .riscRx = QE_RISC_ALLOCATION_RISC1_AND_RISC2,
161 };
162
163 static struct ucc_geth_info ugeth_info[8];
164
165 #ifdef DEBUG
166 static void mem_disp(u8 *addr, int size)
167 {
168 u8 *i;
169 int size16Aling = (size >> 4) << 4;
170 int size4Aling = (size >> 2) << 2;
171 int notAlign = 0;
172 if (size % 16)
173 notAlign = 1;
174
175 for (i = addr; (u32) i < (u32) addr + size16Aling; i += 16)
176 printk("0x%08x: %08x %08x %08x %08x\r\n",
177 (u32) i,
178 *((u32 *) (i)),
179 *((u32 *) (i + 4)),
180 *((u32 *) (i + 8)), *((u32 *) (i + 12)));
181 if (notAlign == 1)
182 printk("0x%08x: ", (u32) i);
183 for (; (u32) i < (u32) addr + size4Aling; i += 4)
184 printk("%08x ", *((u32 *) (i)));
185 for (; (u32) i < (u32) addr + size; i++)
186 printk("%02x", *((u8 *) (i)));
187 if (notAlign == 1)
188 printk("\r\n");
189 }
190 #endif /* DEBUG */
191
192 #ifdef CONFIG_UGETH_FILTERING
193 static void enqueue(struct list_head *node, struct list_head *lh)
194 {
195 unsigned long flags;
196
197 spin_lock_irqsave(&ugeth_lock, flags);
198 list_add_tail(node, lh);
199 spin_unlock_irqrestore(&ugeth_lock, flags);
200 }
201 #endif /* CONFIG_UGETH_FILTERING */
202
203 static struct list_head *dequeue(struct list_head *lh)
204 {
205 unsigned long flags;
206
207 spin_lock_irqsave(&ugeth_lock, flags);
208 if (!list_empty(lh)) {
209 struct list_head *node = lh->next;
210 list_del(node);
211 spin_unlock_irqrestore(&ugeth_lock, flags);
212 return node;
213 } else {
214 spin_unlock_irqrestore(&ugeth_lock, flags);
215 return NULL;
216 }
217 }
218
219 static struct sk_buff *get_new_skb(struct ucc_geth_private *ugeth, u8 *bd)
220 {
221 struct sk_buff *skb = NULL;
222
223 skb = dev_alloc_skb(ugeth->ug_info->uf_info.max_rx_buf_length +
224 UCC_GETH_RX_DATA_BUF_ALIGNMENT);
225
226 if (skb == NULL)
227 return NULL;
228
229 /* We need the data buffer to be aligned properly. We will reserve
230 * as many bytes as needed to align the data properly
231 */
232 skb_reserve(skb,
233 UCC_GETH_RX_DATA_BUF_ALIGNMENT -
234 (((unsigned)skb->data) & (UCC_GETH_RX_DATA_BUF_ALIGNMENT -
235 1)));
236
237 skb->dev = ugeth->dev;
238
239 out_be32(&((struct qe_bd *)bd)->buf,
240 dma_map_single(NULL,
241 skb->data,
242 ugeth->ug_info->uf_info.max_rx_buf_length +
243 UCC_GETH_RX_DATA_BUF_ALIGNMENT,
244 DMA_FROM_DEVICE));
245
246 out_be32((u32 *)bd, (R_E | R_I | (in_be32((u32 *)bd) & R_W)));
247
248 return skb;
249 }
250
251 static int rx_bd_buffer_set(struct ucc_geth_private *ugeth, u8 rxQ)
252 {
253 u8 *bd;
254 u32 bd_status;
255 struct sk_buff *skb;
256 int i;
257
258 bd = ugeth->p_rx_bd_ring[rxQ];
259 i = 0;
260
261 do {
262 bd_status = in_be32((u32*)bd);
263 skb = get_new_skb(ugeth, bd);
264
265 if (!skb) /* If can not allocate data buffer,
266 abort. Cleanup will be elsewhere */
267 return -ENOMEM;
268
269 ugeth->rx_skbuff[rxQ][i] = skb;
270
271 /* advance the BD pointer */
272 bd += sizeof(struct qe_bd);
273 i++;
274 } while (!(bd_status & R_W));
275
276 return 0;
277 }
278
279 static int fill_init_enet_entries(struct ucc_geth_private *ugeth,
280 volatile u32 *p_start,
281 u8 num_entries,
282 u32 thread_size,
283 u32 thread_alignment,
284 enum qe_risc_allocation risc,
285 int skip_page_for_first_entry)
286 {
287 u32 init_enet_offset;
288 u8 i;
289 int snum;
290
291 for (i = 0; i < num_entries; i++) {
292 if ((snum = qe_get_snum()) < 0) {
293 if (netif_msg_ifup(ugeth))
294 ugeth_err("fill_init_enet_entries: Can not get SNUM.");
295 return snum;
296 }
297 if ((i == 0) && skip_page_for_first_entry)
298 /* First entry of Rx does not have page */
299 init_enet_offset = 0;
300 else {
301 init_enet_offset =
302 qe_muram_alloc(thread_size, thread_alignment);
303 if (IS_ERR_VALUE(init_enet_offset)) {
304 if (netif_msg_ifup(ugeth))
305 ugeth_err("fill_init_enet_entries: Can not allocate DPRAM memory.");
306 qe_put_snum((u8) snum);
307 return -ENOMEM;
308 }
309 }
310 *(p_start++) =
311 ((u8) snum << ENET_INIT_PARAM_SNUM_SHIFT) | init_enet_offset
312 | risc;
313 }
314
315 return 0;
316 }
317
318 static int return_init_enet_entries(struct ucc_geth_private *ugeth,
319 volatile u32 *p_start,
320 u8 num_entries,
321 enum qe_risc_allocation risc,
322 int skip_page_for_first_entry)
323 {
324 u32 init_enet_offset;
325 u8 i;
326 int snum;
327
328 for (i = 0; i < num_entries; i++) {
329 /* Check that this entry was actually valid --
330 needed in case failed in allocations */
331 if ((*p_start & ENET_INIT_PARAM_RISC_MASK) == risc) {
332 snum =
333 (u32) (*p_start & ENET_INIT_PARAM_SNUM_MASK) >>
334 ENET_INIT_PARAM_SNUM_SHIFT;
335 qe_put_snum((u8) snum);
336 if (!((i == 0) && skip_page_for_first_entry)) {
337 /* First entry of Rx does not have page */
338 init_enet_offset =
339 (in_be32(p_start) &
340 ENET_INIT_PARAM_PTR_MASK);
341 qe_muram_free(init_enet_offset);
342 }
343 *(p_start++) = 0; /* Just for cosmetics */
344 }
345 }
346
347 return 0;
348 }
349
350 #ifdef DEBUG
351 static int dump_init_enet_entries(struct ucc_geth_private *ugeth,
352 volatile u32 *p_start,
353 u8 num_entries,
354 u32 thread_size,
355 enum qe_risc_allocation risc,
356 int skip_page_for_first_entry)
357 {
358 u32 init_enet_offset;
359 u8 i;
360 int snum;
361
362 for (i = 0; i < num_entries; i++) {
363 /* Check that this entry was actually valid --
364 needed in case failed in allocations */
365 if ((*p_start & ENET_INIT_PARAM_RISC_MASK) == risc) {
366 snum =
367 (u32) (*p_start & ENET_INIT_PARAM_SNUM_MASK) >>
368 ENET_INIT_PARAM_SNUM_SHIFT;
369 qe_put_snum((u8) snum);
370 if (!((i == 0) && skip_page_for_first_entry)) {
371 /* First entry of Rx does not have page */
372 init_enet_offset =
373 (in_be32(p_start) &
374 ENET_INIT_PARAM_PTR_MASK);
375 ugeth_info("Init enet entry %d:", i);
376 ugeth_info("Base address: 0x%08x",
377 (u32)
378 qe_muram_addr(init_enet_offset));
379 mem_disp(qe_muram_addr(init_enet_offset),
380 thread_size);
381 }
382 p_start++;
383 }
384 }
385
386 return 0;
387 }
388 #endif
389
390 #ifdef CONFIG_UGETH_FILTERING
391 static struct enet_addr_container *get_enet_addr_container(void)
392 {
393 struct enet_addr_container *enet_addr_cont;
394
395 /* allocate memory */
396 enet_addr_cont = kmalloc(sizeof(struct enet_addr_container), GFP_KERNEL);
397 if (!enet_addr_cont) {
398 ugeth_err("%s: No memory for enet_addr_container object.",
399 __FUNCTION__);
400 return NULL;
401 }
402
403 return enet_addr_cont;
404 }
405 #endif /* CONFIG_UGETH_FILTERING */
406
407 static void put_enet_addr_container(struct enet_addr_container *enet_addr_cont)
408 {
409 kfree(enet_addr_cont);
410 }
411
412 static void set_mac_addr(__be16 __iomem *reg, u8 *mac)
413 {
414 out_be16(&reg[0], ((u16)mac[5] << 8) | mac[4]);
415 out_be16(&reg[1], ((u16)mac[3] << 8) | mac[2]);
416 out_be16(&reg[2], ((u16)mac[1] << 8) | mac[0]);
417 }
418
419 #ifdef CONFIG_UGETH_FILTERING
420 static int hw_add_addr_in_paddr(struct ucc_geth_private *ugeth,
421 u8 *p_enet_addr, u8 paddr_num)
422 {
423 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
424
425 if (!(paddr_num < NUM_OF_PADDRS)) {
426 ugeth_warn("%s: Illegal paddr_num.", __FUNCTION__);
427 return -EINVAL;
428 }
429
430 p_82xx_addr_filt =
431 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->p_rx_glbl_pram->
432 addressfiltering;
433
434 /* Ethernet frames are defined in Little Endian mode, */
435 /* therefore to insert the address we reverse the bytes. */
436 set_mac_addr(&p_82xx_addr_filt->paddr[paddr_num].h, p_enet_addr);
437 return 0;
438 }
439 #endif /* CONFIG_UGETH_FILTERING */
440
441 static int hw_clear_addr_in_paddr(struct ucc_geth_private *ugeth, u8 paddr_num)
442 {
443 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
444
445 if (!(paddr_num < NUM_OF_PADDRS)) {
446 ugeth_warn("%s: Illagel paddr_num.", __FUNCTION__);
447 return -EINVAL;
448 }
449
450 p_82xx_addr_filt =
451 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->p_rx_glbl_pram->
452 addressfiltering;
453
454 /* Writing address ff.ff.ff.ff.ff.ff disables address
455 recognition for this register */
456 out_be16(&p_82xx_addr_filt->paddr[paddr_num].h, 0xffff);
457 out_be16(&p_82xx_addr_filt->paddr[paddr_num].m, 0xffff);
458 out_be16(&p_82xx_addr_filt->paddr[paddr_num].l, 0xffff);
459
460 return 0;
461 }
462
463 static void hw_add_addr_in_hash(struct ucc_geth_private *ugeth,
464 u8 *p_enet_addr)
465 {
466 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
467 u32 cecr_subblock;
468
469 p_82xx_addr_filt =
470 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->p_rx_glbl_pram->
471 addressfiltering;
472
473 cecr_subblock =
474 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.ucc_num);
475
476 /* Ethernet frames are defined in Little Endian mode,
477 therefor to insert */
478 /* the address to the hash (Big Endian mode), we reverse the bytes.*/
479
480 set_mac_addr(&p_82xx_addr_filt->taddr.h, p_enet_addr);
481
482 qe_issue_cmd(QE_SET_GROUP_ADDRESS, cecr_subblock,
483 QE_CR_PROTOCOL_ETHERNET, 0);
484 }
485
486 #ifdef CONFIG_UGETH_MAGIC_PACKET
487 static void magic_packet_detection_enable(struct ucc_geth_private *ugeth)
488 {
489 struct ucc_fast_private *uccf;
490 struct ucc_geth *ug_regs;
491 u32 maccfg2, uccm;
492
493 uccf = ugeth->uccf;
494 ug_regs = ugeth->ug_regs;
495
496 /* Enable interrupts for magic packet detection */
497 uccm = in_be32(uccf->p_uccm);
498 uccm |= UCCE_MPD;
499 out_be32(uccf->p_uccm, uccm);
500
501 /* Enable magic packet detection */
502 maccfg2 = in_be32(&ug_regs->maccfg2);
503 maccfg2 |= MACCFG2_MPE;
504 out_be32(&ug_regs->maccfg2, maccfg2);
505 }
506
507 static void magic_packet_detection_disable(struct ucc_geth_private *ugeth)
508 {
509 struct ucc_fast_private *uccf;
510 struct ucc_geth *ug_regs;
511 u32 maccfg2, uccm;
512
513 uccf = ugeth->uccf;
514 ug_regs = ugeth->ug_regs;
515
516 /* Disable interrupts for magic packet detection */
517 uccm = in_be32(uccf->p_uccm);
518 uccm &= ~UCCE_MPD;
519 out_be32(uccf->p_uccm, uccm);
520
521 /* Disable magic packet detection */
522 maccfg2 = in_be32(&ug_regs->maccfg2);
523 maccfg2 &= ~MACCFG2_MPE;
524 out_be32(&ug_regs->maccfg2, maccfg2);
525 }
526 #endif /* MAGIC_PACKET */
527
528 static inline int compare_addr(u8 **addr1, u8 **addr2)
529 {
530 return memcmp(addr1, addr2, ENET_NUM_OCTETS_PER_ADDRESS);
531 }
532
533 #ifdef DEBUG
534 static void get_statistics(struct ucc_geth_private *ugeth,
535 struct ucc_geth_tx_firmware_statistics *
536 tx_firmware_statistics,
537 struct ucc_geth_rx_firmware_statistics *
538 rx_firmware_statistics,
539 struct ucc_geth_hardware_statistics *hardware_statistics)
540 {
541 struct ucc_fast *uf_regs;
542 struct ucc_geth *ug_regs;
543 struct ucc_geth_tx_firmware_statistics_pram *p_tx_fw_statistics_pram;
544 struct ucc_geth_rx_firmware_statistics_pram *p_rx_fw_statistics_pram;
545
546 ug_regs = ugeth->ug_regs;
547 uf_regs = (struct ucc_fast *) ug_regs;
548 p_tx_fw_statistics_pram = ugeth->p_tx_fw_statistics_pram;
549 p_rx_fw_statistics_pram = ugeth->p_rx_fw_statistics_pram;
550
551 /* Tx firmware only if user handed pointer and driver actually
552 gathers Tx firmware statistics */
553 if (tx_firmware_statistics && p_tx_fw_statistics_pram) {
554 tx_firmware_statistics->sicoltx =
555 in_be32(&p_tx_fw_statistics_pram->sicoltx);
556 tx_firmware_statistics->mulcoltx =
557 in_be32(&p_tx_fw_statistics_pram->mulcoltx);
558 tx_firmware_statistics->latecoltxfr =
559 in_be32(&p_tx_fw_statistics_pram->latecoltxfr);
560 tx_firmware_statistics->frabortduecol =
561 in_be32(&p_tx_fw_statistics_pram->frabortduecol);
562 tx_firmware_statistics->frlostinmactxer =
563 in_be32(&p_tx_fw_statistics_pram->frlostinmactxer);
564 tx_firmware_statistics->carriersenseertx =
565 in_be32(&p_tx_fw_statistics_pram->carriersenseertx);
566 tx_firmware_statistics->frtxok =
567 in_be32(&p_tx_fw_statistics_pram->frtxok);
568 tx_firmware_statistics->txfrexcessivedefer =
569 in_be32(&p_tx_fw_statistics_pram->txfrexcessivedefer);
570 tx_firmware_statistics->txpkts256 =
571 in_be32(&p_tx_fw_statistics_pram->txpkts256);
572 tx_firmware_statistics->txpkts512 =
573 in_be32(&p_tx_fw_statistics_pram->txpkts512);
574 tx_firmware_statistics->txpkts1024 =
575 in_be32(&p_tx_fw_statistics_pram->txpkts1024);
576 tx_firmware_statistics->txpktsjumbo =
577 in_be32(&p_tx_fw_statistics_pram->txpktsjumbo);
578 }
579
580 /* Rx firmware only if user handed pointer and driver actually
581 * gathers Rx firmware statistics */
582 if (rx_firmware_statistics && p_rx_fw_statistics_pram) {
583 int i;
584 rx_firmware_statistics->frrxfcser =
585 in_be32(&p_rx_fw_statistics_pram->frrxfcser);
586 rx_firmware_statistics->fraligner =
587 in_be32(&p_rx_fw_statistics_pram->fraligner);
588 rx_firmware_statistics->inrangelenrxer =
589 in_be32(&p_rx_fw_statistics_pram->inrangelenrxer);
590 rx_firmware_statistics->outrangelenrxer =
591 in_be32(&p_rx_fw_statistics_pram->outrangelenrxer);
592 rx_firmware_statistics->frtoolong =
593 in_be32(&p_rx_fw_statistics_pram->frtoolong);
594 rx_firmware_statistics->runt =
595 in_be32(&p_rx_fw_statistics_pram->runt);
596 rx_firmware_statistics->verylongevent =
597 in_be32(&p_rx_fw_statistics_pram->verylongevent);
598 rx_firmware_statistics->symbolerror =
599 in_be32(&p_rx_fw_statistics_pram->symbolerror);
600 rx_firmware_statistics->dropbsy =
601 in_be32(&p_rx_fw_statistics_pram->dropbsy);
602 for (i = 0; i < 0x8; i++)
603 rx_firmware_statistics->res0[i] =
604 p_rx_fw_statistics_pram->res0[i];
605 rx_firmware_statistics->mismatchdrop =
606 in_be32(&p_rx_fw_statistics_pram->mismatchdrop);
607 rx_firmware_statistics->underpkts =
608 in_be32(&p_rx_fw_statistics_pram->underpkts);
609 rx_firmware_statistics->pkts256 =
610 in_be32(&p_rx_fw_statistics_pram->pkts256);
611 rx_firmware_statistics->pkts512 =
612 in_be32(&p_rx_fw_statistics_pram->pkts512);
613 rx_firmware_statistics->pkts1024 =
614 in_be32(&p_rx_fw_statistics_pram->pkts1024);
615 rx_firmware_statistics->pktsjumbo =
616 in_be32(&p_rx_fw_statistics_pram->pktsjumbo);
617 rx_firmware_statistics->frlossinmacer =
618 in_be32(&p_rx_fw_statistics_pram->frlossinmacer);
619 rx_firmware_statistics->pausefr =
620 in_be32(&p_rx_fw_statistics_pram->pausefr);
621 for (i = 0; i < 0x4; i++)
622 rx_firmware_statistics->res1[i] =
623 p_rx_fw_statistics_pram->res1[i];
624 rx_firmware_statistics->removevlan =
625 in_be32(&p_rx_fw_statistics_pram->removevlan);
626 rx_firmware_statistics->replacevlan =
627 in_be32(&p_rx_fw_statistics_pram->replacevlan);
628 rx_firmware_statistics->insertvlan =
629 in_be32(&p_rx_fw_statistics_pram->insertvlan);
630 }
631
632 /* Hardware only if user handed pointer and driver actually
633 gathers hardware statistics */
634 if (hardware_statistics && (in_be32(&uf_regs->upsmr) & UPSMR_HSE)) {
635 hardware_statistics->tx64 = in_be32(&ug_regs->tx64);
636 hardware_statistics->tx127 = in_be32(&ug_regs->tx127);
637 hardware_statistics->tx255 = in_be32(&ug_regs->tx255);
638 hardware_statistics->rx64 = in_be32(&ug_regs->rx64);
639 hardware_statistics->rx127 = in_be32(&ug_regs->rx127);
640 hardware_statistics->rx255 = in_be32(&ug_regs->rx255);
641 hardware_statistics->txok = in_be32(&ug_regs->txok);
642 hardware_statistics->txcf = in_be16(&ug_regs->txcf);
643 hardware_statistics->tmca = in_be32(&ug_regs->tmca);
644 hardware_statistics->tbca = in_be32(&ug_regs->tbca);
645 hardware_statistics->rxfok = in_be32(&ug_regs->rxfok);
646 hardware_statistics->rxbok = in_be32(&ug_regs->rxbok);
647 hardware_statistics->rbyt = in_be32(&ug_regs->rbyt);
648 hardware_statistics->rmca = in_be32(&ug_regs->rmca);
649 hardware_statistics->rbca = in_be32(&ug_regs->rbca);
650 }
651 }
652
653 static void dump_bds(struct ucc_geth_private *ugeth)
654 {
655 int i;
656 int length;
657
658 for (i = 0; i < ugeth->ug_info->numQueuesTx; i++) {
659 if (ugeth->p_tx_bd_ring[i]) {
660 length =
661 (ugeth->ug_info->bdRingLenTx[i] *
662 sizeof(struct qe_bd));
663 ugeth_info("TX BDs[%d]", i);
664 mem_disp(ugeth->p_tx_bd_ring[i], length);
665 }
666 }
667 for (i = 0; i < ugeth->ug_info->numQueuesRx; i++) {
668 if (ugeth->p_rx_bd_ring[i]) {
669 length =
670 (ugeth->ug_info->bdRingLenRx[i] *
671 sizeof(struct qe_bd));
672 ugeth_info("RX BDs[%d]", i);
673 mem_disp(ugeth->p_rx_bd_ring[i], length);
674 }
675 }
676 }
677
678 static void dump_regs(struct ucc_geth_private *ugeth)
679 {
680 int i;
681
682 ugeth_info("UCC%d Geth registers:", ugeth->ug_info->uf_info.ucc_num);
683 ugeth_info("Base address: 0x%08x", (u32) ugeth->ug_regs);
684
685 ugeth_info("maccfg1 : addr - 0x%08x, val - 0x%08x",
686 (u32) & ugeth->ug_regs->maccfg1,
687 in_be32(&ugeth->ug_regs->maccfg1));
688 ugeth_info("maccfg2 : addr - 0x%08x, val - 0x%08x",
689 (u32) & ugeth->ug_regs->maccfg2,
690 in_be32(&ugeth->ug_regs->maccfg2));
691 ugeth_info("ipgifg : addr - 0x%08x, val - 0x%08x",
692 (u32) & ugeth->ug_regs->ipgifg,
693 in_be32(&ugeth->ug_regs->ipgifg));
694 ugeth_info("hafdup : addr - 0x%08x, val - 0x%08x",
695 (u32) & ugeth->ug_regs->hafdup,
696 in_be32(&ugeth->ug_regs->hafdup));
697 ugeth_info("ifctl : addr - 0x%08x, val - 0x%08x",
698 (u32) & ugeth->ug_regs->ifctl,
699 in_be32(&ugeth->ug_regs->ifctl));
700 ugeth_info("ifstat : addr - 0x%08x, val - 0x%08x",
701 (u32) & ugeth->ug_regs->ifstat,
702 in_be32(&ugeth->ug_regs->ifstat));
703 ugeth_info("macstnaddr1: addr - 0x%08x, val - 0x%08x",
704 (u32) & ugeth->ug_regs->macstnaddr1,
705 in_be32(&ugeth->ug_regs->macstnaddr1));
706 ugeth_info("macstnaddr2: addr - 0x%08x, val - 0x%08x",
707 (u32) & ugeth->ug_regs->macstnaddr2,
708 in_be32(&ugeth->ug_regs->macstnaddr2));
709 ugeth_info("uempr : addr - 0x%08x, val - 0x%08x",
710 (u32) & ugeth->ug_regs->uempr,
711 in_be32(&ugeth->ug_regs->uempr));
712 ugeth_info("utbipar : addr - 0x%08x, val - 0x%08x",
713 (u32) & ugeth->ug_regs->utbipar,
714 in_be32(&ugeth->ug_regs->utbipar));
715 ugeth_info("uescr : addr - 0x%08x, val - 0x%04x",
716 (u32) & ugeth->ug_regs->uescr,
717 in_be16(&ugeth->ug_regs->uescr));
718 ugeth_info("tx64 : addr - 0x%08x, val - 0x%08x",
719 (u32) & ugeth->ug_regs->tx64,
720 in_be32(&ugeth->ug_regs->tx64));
721 ugeth_info("tx127 : addr - 0x%08x, val - 0x%08x",
722 (u32) & ugeth->ug_regs->tx127,
723 in_be32(&ugeth->ug_regs->tx127));
724 ugeth_info("tx255 : addr - 0x%08x, val - 0x%08x",
725 (u32) & ugeth->ug_regs->tx255,
726 in_be32(&ugeth->ug_regs->tx255));
727 ugeth_info("rx64 : addr - 0x%08x, val - 0x%08x",
728 (u32) & ugeth->ug_regs->rx64,
729 in_be32(&ugeth->ug_regs->rx64));
730 ugeth_info("rx127 : addr - 0x%08x, val - 0x%08x",
731 (u32) & ugeth->ug_regs->rx127,
732 in_be32(&ugeth->ug_regs->rx127));
733 ugeth_info("rx255 : addr - 0x%08x, val - 0x%08x",
734 (u32) & ugeth->ug_regs->rx255,
735 in_be32(&ugeth->ug_regs->rx255));
736 ugeth_info("txok : addr - 0x%08x, val - 0x%08x",
737 (u32) & ugeth->ug_regs->txok,
738 in_be32(&ugeth->ug_regs->txok));
739 ugeth_info("txcf : addr - 0x%08x, val - 0x%04x",
740 (u32) & ugeth->ug_regs->txcf,
741 in_be16(&ugeth->ug_regs->txcf));
742 ugeth_info("tmca : addr - 0x%08x, val - 0x%08x",
743 (u32) & ugeth->ug_regs->tmca,
744 in_be32(&ugeth->ug_regs->tmca));
745 ugeth_info("tbca : addr - 0x%08x, val - 0x%08x",
746 (u32) & ugeth->ug_regs->tbca,
747 in_be32(&ugeth->ug_regs->tbca));
748 ugeth_info("rxfok : addr - 0x%08x, val - 0x%08x",
749 (u32) & ugeth->ug_regs->rxfok,
750 in_be32(&ugeth->ug_regs->rxfok));
751 ugeth_info("rxbok : addr - 0x%08x, val - 0x%08x",
752 (u32) & ugeth->ug_regs->rxbok,
753 in_be32(&ugeth->ug_regs->rxbok));
754 ugeth_info("rbyt : addr - 0x%08x, val - 0x%08x",
755 (u32) & ugeth->ug_regs->rbyt,
756 in_be32(&ugeth->ug_regs->rbyt));
757 ugeth_info("rmca : addr - 0x%08x, val - 0x%08x",
758 (u32) & ugeth->ug_regs->rmca,
759 in_be32(&ugeth->ug_regs->rmca));
760 ugeth_info("rbca : addr - 0x%08x, val - 0x%08x",
761 (u32) & ugeth->ug_regs->rbca,
762 in_be32(&ugeth->ug_regs->rbca));
763 ugeth_info("scar : addr - 0x%08x, val - 0x%08x",
764 (u32) & ugeth->ug_regs->scar,
765 in_be32(&ugeth->ug_regs->scar));
766 ugeth_info("scam : addr - 0x%08x, val - 0x%08x",
767 (u32) & ugeth->ug_regs->scam,
768 in_be32(&ugeth->ug_regs->scam));
769
770 if (ugeth->p_thread_data_tx) {
771 int numThreadsTxNumerical;
772 switch (ugeth->ug_info->numThreadsTx) {
773 case UCC_GETH_NUM_OF_THREADS_1:
774 numThreadsTxNumerical = 1;
775 break;
776 case UCC_GETH_NUM_OF_THREADS_2:
777 numThreadsTxNumerical = 2;
778 break;
779 case UCC_GETH_NUM_OF_THREADS_4:
780 numThreadsTxNumerical = 4;
781 break;
782 case UCC_GETH_NUM_OF_THREADS_6:
783 numThreadsTxNumerical = 6;
784 break;
785 case UCC_GETH_NUM_OF_THREADS_8:
786 numThreadsTxNumerical = 8;
787 break;
788 default:
789 numThreadsTxNumerical = 0;
790 break;
791 }
792
793 ugeth_info("Thread data TXs:");
794 ugeth_info("Base address: 0x%08x",
795 (u32) ugeth->p_thread_data_tx);
796 for (i = 0; i < numThreadsTxNumerical; i++) {
797 ugeth_info("Thread data TX[%d]:", i);
798 ugeth_info("Base address: 0x%08x",
799 (u32) & ugeth->p_thread_data_tx[i]);
800 mem_disp((u8 *) & ugeth->p_thread_data_tx[i],
801 sizeof(struct ucc_geth_thread_data_tx));
802 }
803 }
804 if (ugeth->p_thread_data_rx) {
805 int numThreadsRxNumerical;
806 switch (ugeth->ug_info->numThreadsRx) {
807 case UCC_GETH_NUM_OF_THREADS_1:
808 numThreadsRxNumerical = 1;
809 break;
810 case UCC_GETH_NUM_OF_THREADS_2:
811 numThreadsRxNumerical = 2;
812 break;
813 case UCC_GETH_NUM_OF_THREADS_4:
814 numThreadsRxNumerical = 4;
815 break;
816 case UCC_GETH_NUM_OF_THREADS_6:
817 numThreadsRxNumerical = 6;
818 break;
819 case UCC_GETH_NUM_OF_THREADS_8:
820 numThreadsRxNumerical = 8;
821 break;
822 default:
823 numThreadsRxNumerical = 0;
824 break;
825 }
826
827 ugeth_info("Thread data RX:");
828 ugeth_info("Base address: 0x%08x",
829 (u32) ugeth->p_thread_data_rx);
830 for (i = 0; i < numThreadsRxNumerical; i++) {
831 ugeth_info("Thread data RX[%d]:", i);
832 ugeth_info("Base address: 0x%08x",
833 (u32) & ugeth->p_thread_data_rx[i]);
834 mem_disp((u8 *) & ugeth->p_thread_data_rx[i],
835 sizeof(struct ucc_geth_thread_data_rx));
836 }
837 }
838 if (ugeth->p_exf_glbl_param) {
839 ugeth_info("EXF global param:");
840 ugeth_info("Base address: 0x%08x",
841 (u32) ugeth->p_exf_glbl_param);
842 mem_disp((u8 *) ugeth->p_exf_glbl_param,
843 sizeof(*ugeth->p_exf_glbl_param));
844 }
845 if (ugeth->p_tx_glbl_pram) {
846 ugeth_info("TX global param:");
847 ugeth_info("Base address: 0x%08x", (u32) ugeth->p_tx_glbl_pram);
848 ugeth_info("temoder : addr - 0x%08x, val - 0x%04x",
849 (u32) & ugeth->p_tx_glbl_pram->temoder,
850 in_be16(&ugeth->p_tx_glbl_pram->temoder));
851 ugeth_info("sqptr : addr - 0x%08x, val - 0x%08x",
852 (u32) & ugeth->p_tx_glbl_pram->sqptr,
853 in_be32(&ugeth->p_tx_glbl_pram->sqptr));
854 ugeth_info("schedulerbasepointer: addr - 0x%08x, val - 0x%08x",
855 (u32) & ugeth->p_tx_glbl_pram->schedulerbasepointer,
856 in_be32(&ugeth->p_tx_glbl_pram->
857 schedulerbasepointer));
858 ugeth_info("txrmonbaseptr: addr - 0x%08x, val - 0x%08x",
859 (u32) & ugeth->p_tx_glbl_pram->txrmonbaseptr,
860 in_be32(&ugeth->p_tx_glbl_pram->txrmonbaseptr));
861 ugeth_info("tstate : addr - 0x%08x, val - 0x%08x",
862 (u32) & ugeth->p_tx_glbl_pram->tstate,
863 in_be32(&ugeth->p_tx_glbl_pram->tstate));
864 ugeth_info("iphoffset[0] : addr - 0x%08x, val - 0x%02x",
865 (u32) & ugeth->p_tx_glbl_pram->iphoffset[0],
866 ugeth->p_tx_glbl_pram->iphoffset[0]);
867 ugeth_info("iphoffset[1] : addr - 0x%08x, val - 0x%02x",
868 (u32) & ugeth->p_tx_glbl_pram->iphoffset[1],
869 ugeth->p_tx_glbl_pram->iphoffset[1]);
870 ugeth_info("iphoffset[2] : addr - 0x%08x, val - 0x%02x",
871 (u32) & ugeth->p_tx_glbl_pram->iphoffset[2],
872 ugeth->p_tx_glbl_pram->iphoffset[2]);
873 ugeth_info("iphoffset[3] : addr - 0x%08x, val - 0x%02x",
874 (u32) & ugeth->p_tx_glbl_pram->iphoffset[3],
875 ugeth->p_tx_glbl_pram->iphoffset[3]);
876 ugeth_info("iphoffset[4] : addr - 0x%08x, val - 0x%02x",
877 (u32) & ugeth->p_tx_glbl_pram->iphoffset[4],
878 ugeth->p_tx_glbl_pram->iphoffset[4]);
879 ugeth_info("iphoffset[5] : addr - 0x%08x, val - 0x%02x",
880 (u32) & ugeth->p_tx_glbl_pram->iphoffset[5],
881 ugeth->p_tx_glbl_pram->iphoffset[5]);
882 ugeth_info("iphoffset[6] : addr - 0x%08x, val - 0x%02x",
883 (u32) & ugeth->p_tx_glbl_pram->iphoffset[6],
884 ugeth->p_tx_glbl_pram->iphoffset[6]);
885 ugeth_info("iphoffset[7] : addr - 0x%08x, val - 0x%02x",
886 (u32) & ugeth->p_tx_glbl_pram->iphoffset[7],
887 ugeth->p_tx_glbl_pram->iphoffset[7]);
888 ugeth_info("vtagtable[0] : addr - 0x%08x, val - 0x%08x",
889 (u32) & ugeth->p_tx_glbl_pram->vtagtable[0],
890 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[0]));
891 ugeth_info("vtagtable[1] : addr - 0x%08x, val - 0x%08x",
892 (u32) & ugeth->p_tx_glbl_pram->vtagtable[1],
893 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[1]));
894 ugeth_info("vtagtable[2] : addr - 0x%08x, val - 0x%08x",
895 (u32) & ugeth->p_tx_glbl_pram->vtagtable[2],
896 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[2]));
897 ugeth_info("vtagtable[3] : addr - 0x%08x, val - 0x%08x",
898 (u32) & ugeth->p_tx_glbl_pram->vtagtable[3],
899 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[3]));
900 ugeth_info("vtagtable[4] : addr - 0x%08x, val - 0x%08x",
901 (u32) & ugeth->p_tx_glbl_pram->vtagtable[4],
902 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[4]));
903 ugeth_info("vtagtable[5] : addr - 0x%08x, val - 0x%08x",
904 (u32) & ugeth->p_tx_glbl_pram->vtagtable[5],
905 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[5]));
906 ugeth_info("vtagtable[6] : addr - 0x%08x, val - 0x%08x",
907 (u32) & ugeth->p_tx_glbl_pram->vtagtable[6],
908 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[6]));
909 ugeth_info("vtagtable[7] : addr - 0x%08x, val - 0x%08x",
910 (u32) & ugeth->p_tx_glbl_pram->vtagtable[7],
911 in_be32(&ugeth->p_tx_glbl_pram->vtagtable[7]));
912 ugeth_info("tqptr : addr - 0x%08x, val - 0x%08x",
913 (u32) & ugeth->p_tx_glbl_pram->tqptr,
914 in_be32(&ugeth->p_tx_glbl_pram->tqptr));
915 }
916 if (ugeth->p_rx_glbl_pram) {
917 ugeth_info("RX global param:");
918 ugeth_info("Base address: 0x%08x", (u32) ugeth->p_rx_glbl_pram);
919 ugeth_info("remoder : addr - 0x%08x, val - 0x%08x",
920 (u32) & ugeth->p_rx_glbl_pram->remoder,
921 in_be32(&ugeth->p_rx_glbl_pram->remoder));
922 ugeth_info("rqptr : addr - 0x%08x, val - 0x%08x",
923 (u32) & ugeth->p_rx_glbl_pram->rqptr,
924 in_be32(&ugeth->p_rx_glbl_pram->rqptr));
925 ugeth_info("typeorlen : addr - 0x%08x, val - 0x%04x",
926 (u32) & ugeth->p_rx_glbl_pram->typeorlen,
927 in_be16(&ugeth->p_rx_glbl_pram->typeorlen));
928 ugeth_info("rxgstpack : addr - 0x%08x, val - 0x%02x",
929 (u32) & ugeth->p_rx_glbl_pram->rxgstpack,
930 ugeth->p_rx_glbl_pram->rxgstpack);
931 ugeth_info("rxrmonbaseptr : addr - 0x%08x, val - 0x%08x",
932 (u32) & ugeth->p_rx_glbl_pram->rxrmonbaseptr,
933 in_be32(&ugeth->p_rx_glbl_pram->rxrmonbaseptr));
934 ugeth_info("intcoalescingptr: addr - 0x%08x, val - 0x%08x",
935 (u32) & ugeth->p_rx_glbl_pram->intcoalescingptr,
936 in_be32(&ugeth->p_rx_glbl_pram->intcoalescingptr));
937 ugeth_info("rstate : addr - 0x%08x, val - 0x%02x",
938 (u32) & ugeth->p_rx_glbl_pram->rstate,
939 ugeth->p_rx_glbl_pram->rstate);
940 ugeth_info("mrblr : addr - 0x%08x, val - 0x%04x",
941 (u32) & ugeth->p_rx_glbl_pram->mrblr,
942 in_be16(&ugeth->p_rx_glbl_pram->mrblr));
943 ugeth_info("rbdqptr : addr - 0x%08x, val - 0x%08x",
944 (u32) & ugeth->p_rx_glbl_pram->rbdqptr,
945 in_be32(&ugeth->p_rx_glbl_pram->rbdqptr));
946 ugeth_info("mflr : addr - 0x%08x, val - 0x%04x",
947 (u32) & ugeth->p_rx_glbl_pram->mflr,
948 in_be16(&ugeth->p_rx_glbl_pram->mflr));
949 ugeth_info("minflr : addr - 0x%08x, val - 0x%04x",
950 (u32) & ugeth->p_rx_glbl_pram->minflr,
951 in_be16(&ugeth->p_rx_glbl_pram->minflr));
952 ugeth_info("maxd1 : addr - 0x%08x, val - 0x%04x",
953 (u32) & ugeth->p_rx_glbl_pram->maxd1,
954 in_be16(&ugeth->p_rx_glbl_pram->maxd1));
955 ugeth_info("maxd2 : addr - 0x%08x, val - 0x%04x",
956 (u32) & ugeth->p_rx_glbl_pram->maxd2,
957 in_be16(&ugeth->p_rx_glbl_pram->maxd2));
958 ugeth_info("ecamptr : addr - 0x%08x, val - 0x%08x",
959 (u32) & ugeth->p_rx_glbl_pram->ecamptr,
960 in_be32(&ugeth->p_rx_glbl_pram->ecamptr));
961 ugeth_info("l2qt : addr - 0x%08x, val - 0x%08x",
962 (u32) & ugeth->p_rx_glbl_pram->l2qt,
963 in_be32(&ugeth->p_rx_glbl_pram->l2qt));
964 ugeth_info("l3qt[0] : addr - 0x%08x, val - 0x%08x",
965 (u32) & ugeth->p_rx_glbl_pram->l3qt[0],
966 in_be32(&ugeth->p_rx_glbl_pram->l3qt[0]));
967 ugeth_info("l3qt[1] : addr - 0x%08x, val - 0x%08x",
968 (u32) & ugeth->p_rx_glbl_pram->l3qt[1],
969 in_be32(&ugeth->p_rx_glbl_pram->l3qt[1]));
970 ugeth_info("l3qt[2] : addr - 0x%08x, val - 0x%08x",
971 (u32) & ugeth->p_rx_glbl_pram->l3qt[2],
972 in_be32(&ugeth->p_rx_glbl_pram->l3qt[2]));
973 ugeth_info("l3qt[3] : addr - 0x%08x, val - 0x%08x",
974 (u32) & ugeth->p_rx_glbl_pram->l3qt[3],
975 in_be32(&ugeth->p_rx_glbl_pram->l3qt[3]));
976 ugeth_info("l3qt[4] : addr - 0x%08x, val - 0x%08x",
977 (u32) & ugeth->p_rx_glbl_pram->l3qt[4],
978 in_be32(&ugeth->p_rx_glbl_pram->l3qt[4]));
979 ugeth_info("l3qt[5] : addr - 0x%08x, val - 0x%08x",
980 (u32) & ugeth->p_rx_glbl_pram->l3qt[5],
981 in_be32(&ugeth->p_rx_glbl_pram->l3qt[5]));
982 ugeth_info("l3qt[6] : addr - 0x%08x, val - 0x%08x",
983 (u32) & ugeth->p_rx_glbl_pram->l3qt[6],
984 in_be32(&ugeth->p_rx_glbl_pram->l3qt[6]));
985 ugeth_info("l3qt[7] : addr - 0x%08x, val - 0x%08x",
986 (u32) & ugeth->p_rx_glbl_pram->l3qt[7],
987 in_be32(&ugeth->p_rx_glbl_pram->l3qt[7]));
988 ugeth_info("vlantype : addr - 0x%08x, val - 0x%04x",
989 (u32) & ugeth->p_rx_glbl_pram->vlantype,
990 in_be16(&ugeth->p_rx_glbl_pram->vlantype));
991 ugeth_info("vlantci : addr - 0x%08x, val - 0x%04x",
992 (u32) & ugeth->p_rx_glbl_pram->vlantci,
993 in_be16(&ugeth->p_rx_glbl_pram->vlantci));
994 for (i = 0; i < 64; i++)
995 ugeth_info
996 ("addressfiltering[%d]: addr - 0x%08x, val - 0x%02x",
997 i,
998 (u32) & ugeth->p_rx_glbl_pram->addressfiltering[i],
999 ugeth->p_rx_glbl_pram->addressfiltering[i]);
1000 ugeth_info("exfGlobalParam : addr - 0x%08x, val - 0x%08x",
1001 (u32) & ugeth->p_rx_glbl_pram->exfGlobalParam,
1002 in_be32(&ugeth->p_rx_glbl_pram->exfGlobalParam));
1003 }
1004 if (ugeth->p_send_q_mem_reg) {
1005 ugeth_info("Send Q memory registers:");
1006 ugeth_info("Base address: 0x%08x",
1007 (u32) ugeth->p_send_q_mem_reg);
1008 for (i = 0; i < ugeth->ug_info->numQueuesTx; i++) {
1009 ugeth_info("SQQD[%d]:", i);
1010 ugeth_info("Base address: 0x%08x",
1011 (u32) & ugeth->p_send_q_mem_reg->sqqd[i]);
1012 mem_disp((u8 *) & ugeth->p_send_q_mem_reg->sqqd[i],
1013 sizeof(struct ucc_geth_send_queue_qd));
1014 }
1015 }
1016 if (ugeth->p_scheduler) {
1017 ugeth_info("Scheduler:");
1018 ugeth_info("Base address: 0x%08x", (u32) ugeth->p_scheduler);
1019 mem_disp((u8 *) ugeth->p_scheduler,
1020 sizeof(*ugeth->p_scheduler));
1021 }
1022 if (ugeth->p_tx_fw_statistics_pram) {
1023 ugeth_info("TX FW statistics pram:");
1024 ugeth_info("Base address: 0x%08x",
1025 (u32) ugeth->p_tx_fw_statistics_pram);
1026 mem_disp((u8 *) ugeth->p_tx_fw_statistics_pram,
1027 sizeof(*ugeth->p_tx_fw_statistics_pram));
1028 }
1029 if (ugeth->p_rx_fw_statistics_pram) {
1030 ugeth_info("RX FW statistics pram:");
1031 ugeth_info("Base address: 0x%08x",
1032 (u32) ugeth->p_rx_fw_statistics_pram);
1033 mem_disp((u8 *) ugeth->p_rx_fw_statistics_pram,
1034 sizeof(*ugeth->p_rx_fw_statistics_pram));
1035 }
1036 if (ugeth->p_rx_irq_coalescing_tbl) {
1037 ugeth_info("RX IRQ coalescing tables:");
1038 ugeth_info("Base address: 0x%08x",
1039 (u32) ugeth->p_rx_irq_coalescing_tbl);
1040 for (i = 0; i < ugeth->ug_info->numQueuesRx; i++) {
1041 ugeth_info("RX IRQ coalescing table entry[%d]:", i);
1042 ugeth_info("Base address: 0x%08x",
1043 (u32) & ugeth->p_rx_irq_coalescing_tbl->
1044 coalescingentry[i]);
1045 ugeth_info
1046 ("interruptcoalescingmaxvalue: addr - 0x%08x, val - 0x%08x",
1047 (u32) & ugeth->p_rx_irq_coalescing_tbl->
1048 coalescingentry[i].interruptcoalescingmaxvalue,
1049 in_be32(&ugeth->p_rx_irq_coalescing_tbl->
1050 coalescingentry[i].
1051 interruptcoalescingmaxvalue));
1052 ugeth_info
1053 ("interruptcoalescingcounter : addr - 0x%08x, val - 0x%08x",
1054 (u32) & ugeth->p_rx_irq_coalescing_tbl->
1055 coalescingentry[i].interruptcoalescingcounter,
1056 in_be32(&ugeth->p_rx_irq_coalescing_tbl->
1057 coalescingentry[i].
1058 interruptcoalescingcounter));
1059 }
1060 }
1061 if (ugeth->p_rx_bd_qs_tbl) {
1062 ugeth_info("RX BD QS tables:");
1063 ugeth_info("Base address: 0x%08x", (u32) ugeth->p_rx_bd_qs_tbl);
1064 for (i = 0; i < ugeth->ug_info->numQueuesRx; i++) {
1065 ugeth_info("RX BD QS table[%d]:", i);
1066 ugeth_info("Base address: 0x%08x",
1067 (u32) & ugeth->p_rx_bd_qs_tbl[i]);
1068 ugeth_info
1069 ("bdbaseptr : addr - 0x%08x, val - 0x%08x",
1070 (u32) & ugeth->p_rx_bd_qs_tbl[i].bdbaseptr,
1071 in_be32(&ugeth->p_rx_bd_qs_tbl[i].bdbaseptr));
1072 ugeth_info
1073 ("bdptr : addr - 0x%08x, val - 0x%08x",
1074 (u32) & ugeth->p_rx_bd_qs_tbl[i].bdptr,
1075 in_be32(&ugeth->p_rx_bd_qs_tbl[i].bdptr));
1076 ugeth_info
1077 ("externalbdbaseptr: addr - 0x%08x, val - 0x%08x",
1078 (u32) & ugeth->p_rx_bd_qs_tbl[i].externalbdbaseptr,
1079 in_be32(&ugeth->p_rx_bd_qs_tbl[i].
1080 externalbdbaseptr));
1081 ugeth_info
1082 ("externalbdptr : addr - 0x%08x, val - 0x%08x",
1083 (u32) & ugeth->p_rx_bd_qs_tbl[i].externalbdptr,
1084 in_be32(&ugeth->p_rx_bd_qs_tbl[i].externalbdptr));
1085 ugeth_info("ucode RX Prefetched BDs:");
1086 ugeth_info("Base address: 0x%08x",
1087 (u32)
1088 qe_muram_addr(in_be32
1089 (&ugeth->p_rx_bd_qs_tbl[i].
1090 bdbaseptr)));
1091 mem_disp((u8 *)
1092 qe_muram_addr(in_be32
1093 (&ugeth->p_rx_bd_qs_tbl[i].
1094 bdbaseptr)),
1095 sizeof(struct ucc_geth_rx_prefetched_bds));
1096 }
1097 }
1098 if (ugeth->p_init_enet_param_shadow) {
1099 int size;
1100 ugeth_info("Init enet param shadow:");
1101 ugeth_info("Base address: 0x%08x",
1102 (u32) ugeth->p_init_enet_param_shadow);
1103 mem_disp((u8 *) ugeth->p_init_enet_param_shadow,
1104 sizeof(*ugeth->p_init_enet_param_shadow));
1105
1106 size = sizeof(struct ucc_geth_thread_rx_pram);
1107 if (ugeth->ug_info->rxExtendedFiltering) {
1108 size +=
1109 THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING;
1110 if (ugeth->ug_info->largestexternallookupkeysize ==
1111 QE_FLTR_TABLE_LOOKUP_KEY_SIZE_8_BYTES)
1112 size +=
1113 THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING_8;
1114 if (ugeth->ug_info->largestexternallookupkeysize ==
1115 QE_FLTR_TABLE_LOOKUP_KEY_SIZE_16_BYTES)
1116 size +=
1117 THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING_16;
1118 }
1119
1120 dump_init_enet_entries(ugeth,
1121 &(ugeth->p_init_enet_param_shadow->
1122 txthread[0]),
1123 ENET_INIT_PARAM_MAX_ENTRIES_TX,
1124 sizeof(struct ucc_geth_thread_tx_pram),
1125 ugeth->ug_info->riscTx, 0);
1126 dump_init_enet_entries(ugeth,
1127 &(ugeth->p_init_enet_param_shadow->
1128 rxthread[0]),
1129 ENET_INIT_PARAM_MAX_ENTRIES_RX, size,
1130 ugeth->ug_info->riscRx, 1);
1131 }
1132 }
1133 #endif /* DEBUG */
1134
1135 static void init_default_reg_vals(volatile u32 *upsmr_register,
1136 volatile u32 *maccfg1_register,
1137 volatile u32 *maccfg2_register)
1138 {
1139 out_be32(upsmr_register, UCC_GETH_UPSMR_INIT);
1140 out_be32(maccfg1_register, UCC_GETH_MACCFG1_INIT);
1141 out_be32(maccfg2_register, UCC_GETH_MACCFG2_INIT);
1142 }
1143
1144 static int init_half_duplex_params(int alt_beb,
1145 int back_pressure_no_backoff,
1146 int no_backoff,
1147 int excess_defer,
1148 u8 alt_beb_truncation,
1149 u8 max_retransmissions,
1150 u8 collision_window,
1151 volatile u32 *hafdup_register)
1152 {
1153 u32 value = 0;
1154
1155 if ((alt_beb_truncation > HALFDUP_ALT_BEB_TRUNCATION_MAX) ||
1156 (max_retransmissions > HALFDUP_MAX_RETRANSMISSION_MAX) ||
1157 (collision_window > HALFDUP_COLLISION_WINDOW_MAX))
1158 return -EINVAL;
1159
1160 value = (u32) (alt_beb_truncation << HALFDUP_ALT_BEB_TRUNCATION_SHIFT);
1161
1162 if (alt_beb)
1163 value |= HALFDUP_ALT_BEB;
1164 if (back_pressure_no_backoff)
1165 value |= HALFDUP_BACK_PRESSURE_NO_BACKOFF;
1166 if (no_backoff)
1167 value |= HALFDUP_NO_BACKOFF;
1168 if (excess_defer)
1169 value |= HALFDUP_EXCESSIVE_DEFER;
1170
1171 value |= (max_retransmissions << HALFDUP_MAX_RETRANSMISSION_SHIFT);
1172
1173 value |= collision_window;
1174
1175 out_be32(hafdup_register, value);
1176 return 0;
1177 }
1178
1179 static int init_inter_frame_gap_params(u8 non_btb_cs_ipg,
1180 u8 non_btb_ipg,
1181 u8 min_ifg,
1182 u8 btb_ipg,
1183 volatile u32 *ipgifg_register)
1184 {
1185 u32 value = 0;
1186
1187 /* Non-Back-to-back IPG part 1 should be <= Non-Back-to-back
1188 IPG part 2 */
1189 if (non_btb_cs_ipg > non_btb_ipg)
1190 return -EINVAL;
1191
1192 if ((non_btb_cs_ipg > IPGIFG_NON_BACK_TO_BACK_IFG_PART1_MAX) ||
1193 (non_btb_ipg > IPGIFG_NON_BACK_TO_BACK_IFG_PART2_MAX) ||
1194 /*(min_ifg > IPGIFG_MINIMUM_IFG_ENFORCEMENT_MAX) || */
1195 (btb_ipg > IPGIFG_BACK_TO_BACK_IFG_MAX))
1196 return -EINVAL;
1197
1198 value |=
1199 ((non_btb_cs_ipg << IPGIFG_NON_BACK_TO_BACK_IFG_PART1_SHIFT) &
1200 IPGIFG_NBTB_CS_IPG_MASK);
1201 value |=
1202 ((non_btb_ipg << IPGIFG_NON_BACK_TO_BACK_IFG_PART2_SHIFT) &
1203 IPGIFG_NBTB_IPG_MASK);
1204 value |=
1205 ((min_ifg << IPGIFG_MINIMUM_IFG_ENFORCEMENT_SHIFT) &
1206 IPGIFG_MIN_IFG_MASK);
1207 value |= (btb_ipg & IPGIFG_BTB_IPG_MASK);
1208
1209 out_be32(ipgifg_register, value);
1210 return 0;
1211 }
1212
1213 int init_flow_control_params(u32 automatic_flow_control_mode,
1214 int rx_flow_control_enable,
1215 int tx_flow_control_enable,
1216 u16 pause_period,
1217 u16 extension_field,
1218 volatile u32 *upsmr_register,
1219 volatile u32 *uempr_register,
1220 volatile u32 *maccfg1_register)
1221 {
1222 u32 value = 0;
1223
1224 /* Set UEMPR register */
1225 value = (u32) pause_period << UEMPR_PAUSE_TIME_VALUE_SHIFT;
1226 value |= (u32) extension_field << UEMPR_EXTENDED_PAUSE_TIME_VALUE_SHIFT;
1227 out_be32(uempr_register, value);
1228
1229 /* Set UPSMR register */
1230 value = in_be32(upsmr_register);
1231 value |= automatic_flow_control_mode;
1232 out_be32(upsmr_register, value);
1233
1234 value = in_be32(maccfg1_register);
1235 if (rx_flow_control_enable)
1236 value |= MACCFG1_FLOW_RX;
1237 if (tx_flow_control_enable)
1238 value |= MACCFG1_FLOW_TX;
1239 out_be32(maccfg1_register, value);
1240
1241 return 0;
1242 }
1243
1244 static int init_hw_statistics_gathering_mode(int enable_hardware_statistics,
1245 int auto_zero_hardware_statistics,
1246 volatile u32 *upsmr_register,
1247 volatile u16 *uescr_register)
1248 {
1249 u32 upsmr_value = 0;
1250 u16 uescr_value = 0;
1251 /* Enable hardware statistics gathering if requested */
1252 if (enable_hardware_statistics) {
1253 upsmr_value = in_be32(upsmr_register);
1254 upsmr_value |= UPSMR_HSE;
1255 out_be32(upsmr_register, upsmr_value);
1256 }
1257
1258 /* Clear hardware statistics counters */
1259 uescr_value = in_be16(uescr_register);
1260 uescr_value |= UESCR_CLRCNT;
1261 /* Automatically zero hardware statistics counters on read,
1262 if requested */
1263 if (auto_zero_hardware_statistics)
1264 uescr_value |= UESCR_AUTOZ;
1265 out_be16(uescr_register, uescr_value);
1266
1267 return 0;
1268 }
1269
1270 static int init_firmware_statistics_gathering_mode(int
1271 enable_tx_firmware_statistics,
1272 int enable_rx_firmware_statistics,
1273 volatile u32 *tx_rmon_base_ptr,
1274 u32 tx_firmware_statistics_structure_address,
1275 volatile u32 *rx_rmon_base_ptr,
1276 u32 rx_firmware_statistics_structure_address,
1277 volatile u16 *temoder_register,
1278 volatile u32 *remoder_register)
1279 {
1280 /* Note: this function does not check if */
1281 /* the parameters it receives are NULL */
1282 u16 temoder_value;
1283 u32 remoder_value;
1284
1285 if (enable_tx_firmware_statistics) {
1286 out_be32(tx_rmon_base_ptr,
1287 tx_firmware_statistics_structure_address);
1288 temoder_value = in_be16(temoder_register);
1289 temoder_value |= TEMODER_TX_RMON_STATISTICS_ENABLE;
1290 out_be16(temoder_register, temoder_value);
1291 }
1292
1293 if (enable_rx_firmware_statistics) {
1294 out_be32(rx_rmon_base_ptr,
1295 rx_firmware_statistics_structure_address);
1296 remoder_value = in_be32(remoder_register);
1297 remoder_value |= REMODER_RX_RMON_STATISTICS_ENABLE;
1298 out_be32(remoder_register, remoder_value);
1299 }
1300
1301 return 0;
1302 }
1303
1304 static int init_mac_station_addr_regs(u8 address_byte_0,
1305 u8 address_byte_1,
1306 u8 address_byte_2,
1307 u8 address_byte_3,
1308 u8 address_byte_4,
1309 u8 address_byte_5,
1310 volatile u32 *macstnaddr1_register,
1311 volatile u32 *macstnaddr2_register)
1312 {
1313 u32 value = 0;
1314
1315 /* Example: for a station address of 0x12345678ABCD, */
1316 /* 0x12 is byte 0, 0x34 is byte 1 and so on and 0xCD is byte 5 */
1317
1318 /* MACSTNADDR1 Register: */
1319
1320 /* 0 7 8 15 */
1321 /* station address byte 5 station address byte 4 */
1322 /* 16 23 24 31 */
1323 /* station address byte 3 station address byte 2 */
1324 value |= (u32) ((address_byte_2 << 0) & 0x000000FF);
1325 value |= (u32) ((address_byte_3 << 8) & 0x0000FF00);
1326 value |= (u32) ((address_byte_4 << 16) & 0x00FF0000);
1327 value |= (u32) ((address_byte_5 << 24) & 0xFF000000);
1328
1329 out_be32(macstnaddr1_register, value);
1330
1331 /* MACSTNADDR2 Register: */
1332
1333 /* 0 7 8 15 */
1334 /* station address byte 1 station address byte 0 */
1335 /* 16 23 24 31 */
1336 /* reserved reserved */
1337 value = 0;
1338 value |= (u32) ((address_byte_0 << 16) & 0x00FF0000);
1339 value |= (u32) ((address_byte_1 << 24) & 0xFF000000);
1340
1341 out_be32(macstnaddr2_register, value);
1342
1343 return 0;
1344 }
1345
1346 static int init_check_frame_length_mode(int length_check,
1347 volatile u32 *maccfg2_register)
1348 {
1349 u32 value = 0;
1350
1351 value = in_be32(maccfg2_register);
1352
1353 if (length_check)
1354 value |= MACCFG2_LC;
1355 else
1356 value &= ~MACCFG2_LC;
1357
1358 out_be32(maccfg2_register, value);
1359 return 0;
1360 }
1361
1362 static int init_preamble_length(u8 preamble_length,
1363 volatile u32 *maccfg2_register)
1364 {
1365 u32 value = 0;
1366
1367 if ((preamble_length < 3) || (preamble_length > 7))
1368 return -EINVAL;
1369
1370 value = in_be32(maccfg2_register);
1371 value &= ~MACCFG2_PREL_MASK;
1372 value |= (preamble_length << MACCFG2_PREL_SHIFT);
1373 out_be32(maccfg2_register, value);
1374 return 0;
1375 }
1376
1377 static int init_rx_parameters(int reject_broadcast,
1378 int receive_short_frames,
1379 int promiscuous, volatile u32 *upsmr_register)
1380 {
1381 u32 value = 0;
1382
1383 value = in_be32(upsmr_register);
1384
1385 if (reject_broadcast)
1386 value |= UPSMR_BRO;
1387 else
1388 value &= ~UPSMR_BRO;
1389
1390 if (receive_short_frames)
1391 value |= UPSMR_RSH;
1392 else
1393 value &= ~UPSMR_RSH;
1394
1395 if (promiscuous)
1396 value |= UPSMR_PRO;
1397 else
1398 value &= ~UPSMR_PRO;
1399
1400 out_be32(upsmr_register, value);
1401
1402 return 0;
1403 }
1404
1405 static int init_max_rx_buff_len(u16 max_rx_buf_len,
1406 volatile u16 *mrblr_register)
1407 {
1408 /* max_rx_buf_len value must be a multiple of 128 */
1409 if ((max_rx_buf_len == 0)
1410 || (max_rx_buf_len % UCC_GETH_MRBLR_ALIGNMENT))
1411 return -EINVAL;
1412
1413 out_be16(mrblr_register, max_rx_buf_len);
1414 return 0;
1415 }
1416
1417 static int init_min_frame_len(u16 min_frame_length,
1418 volatile u16 *minflr_register,
1419 volatile u16 *mrblr_register)
1420 {
1421 u16 mrblr_value = 0;
1422
1423 mrblr_value = in_be16(mrblr_register);
1424 if (min_frame_length >= (mrblr_value - 4))
1425 return -EINVAL;
1426
1427 out_be16(minflr_register, min_frame_length);
1428 return 0;
1429 }
1430
1431 static int adjust_enet_interface(struct ucc_geth_private *ugeth)
1432 {
1433 struct ucc_geth_info *ug_info;
1434 struct ucc_geth *ug_regs;
1435 struct ucc_fast *uf_regs;
1436 int ret_val;
1437 u32 upsmr, maccfg2, tbiBaseAddress;
1438 u16 value;
1439
1440 ugeth_vdbg("%s: IN", __FUNCTION__);
1441
1442 ug_info = ugeth->ug_info;
1443 ug_regs = ugeth->ug_regs;
1444 uf_regs = ugeth->uccf->uf_regs;
1445
1446 /* Set MACCFG2 */
1447 maccfg2 = in_be32(&ug_regs->maccfg2);
1448 maccfg2 &= ~MACCFG2_INTERFACE_MODE_MASK;
1449 if ((ugeth->max_speed == SPEED_10) ||
1450 (ugeth->max_speed == SPEED_100))
1451 maccfg2 |= MACCFG2_INTERFACE_MODE_NIBBLE;
1452 else if (ugeth->max_speed == SPEED_1000)
1453 maccfg2 |= MACCFG2_INTERFACE_MODE_BYTE;
1454 maccfg2 |= ug_info->padAndCrc;
1455 out_be32(&ug_regs->maccfg2, maccfg2);
1456
1457 /* Set UPSMR */
1458 upsmr = in_be32(&uf_regs->upsmr);
1459 upsmr &= ~(UPSMR_RPM | UPSMR_R10M | UPSMR_TBIM | UPSMR_RMM);
1460 if ((ugeth->phy_interface == PHY_INTERFACE_MODE_RMII) ||
1461 (ugeth->phy_interface == PHY_INTERFACE_MODE_RGMII) ||
1462 (ugeth->phy_interface == PHY_INTERFACE_MODE_RGMII_ID) ||
1463 (ugeth->phy_interface == PHY_INTERFACE_MODE_RTBI)) {
1464 upsmr |= UPSMR_RPM;
1465 switch (ugeth->max_speed) {
1466 case SPEED_10:
1467 upsmr |= UPSMR_R10M;
1468 /* FALLTHROUGH */
1469 case SPEED_100:
1470 if (ugeth->phy_interface != PHY_INTERFACE_MODE_RTBI)
1471 upsmr |= UPSMR_RMM;
1472 }
1473 }
1474 if ((ugeth->phy_interface == PHY_INTERFACE_MODE_TBI) ||
1475 (ugeth->phy_interface == PHY_INTERFACE_MODE_RTBI)) {
1476 upsmr |= UPSMR_TBIM;
1477 }
1478 out_be32(&uf_regs->upsmr, upsmr);
1479
1480 /* Disable autonegotiation in tbi mode, because by default it
1481 comes up in autonegotiation mode. */
1482 /* Note that this depends on proper setting in utbipar register. */
1483 if ((ugeth->phy_interface == PHY_INTERFACE_MODE_TBI) ||
1484 (ugeth->phy_interface == PHY_INTERFACE_MODE_RTBI)) {
1485 tbiBaseAddress = in_be32(&ug_regs->utbipar);
1486 tbiBaseAddress &= UTBIPAR_PHY_ADDRESS_MASK;
1487 tbiBaseAddress >>= UTBIPAR_PHY_ADDRESS_SHIFT;
1488 value = ugeth->phydev->bus->read(ugeth->phydev->bus,
1489 (u8) tbiBaseAddress, ENET_TBI_MII_CR);
1490 value &= ~0x1000; /* Turn off autonegotiation */
1491 ugeth->phydev->bus->write(ugeth->phydev->bus,
1492 (u8) tbiBaseAddress, ENET_TBI_MII_CR, value);
1493 }
1494
1495 init_check_frame_length_mode(ug_info->lengthCheckRx, &ug_regs->maccfg2);
1496
1497 ret_val = init_preamble_length(ug_info->prel, &ug_regs->maccfg2);
1498 if (ret_val != 0) {
1499 if (netif_msg_probe(ugeth))
1500 ugeth_err("%s: Preamble length must be between 3 and 7 inclusive.",
1501 __FUNCTION__);
1502 return ret_val;
1503 }
1504
1505 return 0;
1506 }
1507
1508 /* Called every time the controller might need to be made
1509 * aware of new link state. The PHY code conveys this
1510 * information through variables in the ugeth structure, and this
1511 * function converts those variables into the appropriate
1512 * register values, and can bring down the device if needed.
1513 */
1514
1515 static void adjust_link(struct net_device *dev)
1516 {
1517 struct ucc_geth_private *ugeth = netdev_priv(dev);
1518 struct ucc_geth *ug_regs;
1519 struct ucc_fast *uf_regs;
1520 struct phy_device *phydev = ugeth->phydev;
1521 unsigned long flags;
1522 int new_state = 0;
1523
1524 ug_regs = ugeth->ug_regs;
1525 uf_regs = ugeth->uccf->uf_regs;
1526
1527 spin_lock_irqsave(&ugeth->lock, flags);
1528
1529 if (phydev->link) {
1530 u32 tempval = in_be32(&ug_regs->maccfg2);
1531 u32 upsmr = in_be32(&uf_regs->upsmr);
1532 /* Now we make sure that we can be in full duplex mode.
1533 * If not, we operate in half-duplex mode. */
1534 if (phydev->duplex != ugeth->oldduplex) {
1535 new_state = 1;
1536 if (!(phydev->duplex))
1537 tempval &= ~(MACCFG2_FDX);
1538 else
1539 tempval |= MACCFG2_FDX;
1540 ugeth->oldduplex = phydev->duplex;
1541 }
1542
1543 if (phydev->speed != ugeth->oldspeed) {
1544 new_state = 1;
1545 switch (phydev->speed) {
1546 case SPEED_1000:
1547 tempval = ((tempval &
1548 ~(MACCFG2_INTERFACE_MODE_MASK)) |
1549 MACCFG2_INTERFACE_MODE_BYTE);
1550 break;
1551 case SPEED_100:
1552 case SPEED_10:
1553 tempval = ((tempval &
1554 ~(MACCFG2_INTERFACE_MODE_MASK)) |
1555 MACCFG2_INTERFACE_MODE_NIBBLE);
1556 /* if reduced mode, re-set UPSMR.R10M */
1557 if ((ugeth->phy_interface == PHY_INTERFACE_MODE_RMII) ||
1558 (ugeth->phy_interface == PHY_INTERFACE_MODE_RGMII) ||
1559 (ugeth->phy_interface == PHY_INTERFACE_MODE_RGMII_ID) ||
1560 (ugeth->phy_interface == PHY_INTERFACE_MODE_RTBI)) {
1561 if (phydev->speed == SPEED_10)
1562 upsmr |= UPSMR_R10M;
1563 else
1564 upsmr &= ~(UPSMR_R10M);
1565 }
1566 break;
1567 default:
1568 if (netif_msg_link(ugeth))
1569 ugeth_warn(
1570 "%s: Ack! Speed (%d) is not 10/100/1000!",
1571 dev->name, phydev->speed);
1572 break;
1573 }
1574 ugeth->oldspeed = phydev->speed;
1575 }
1576
1577 out_be32(&ug_regs->maccfg2, tempval);
1578 out_be32(&uf_regs->upsmr, upsmr);
1579
1580 if (!ugeth->oldlink) {
1581 new_state = 1;
1582 ugeth->oldlink = 1;
1583 netif_schedule(dev);
1584 }
1585 } else if (ugeth->oldlink) {
1586 new_state = 1;
1587 ugeth->oldlink = 0;
1588 ugeth->oldspeed = 0;
1589 ugeth->oldduplex = -1;
1590 }
1591
1592 if (new_state && netif_msg_link(ugeth))
1593 phy_print_status(phydev);
1594
1595 spin_unlock_irqrestore(&ugeth->lock, flags);
1596 }
1597
1598 /* Configure the PHY for dev.
1599 * returns 0 if success. -1 if failure
1600 */
1601 static int init_phy(struct net_device *dev)
1602 {
1603 struct ucc_geth_private *priv = netdev_priv(dev);
1604 struct phy_device *phydev;
1605 char phy_id[BUS_ID_SIZE];
1606
1607 priv->oldlink = 0;
1608 priv->oldspeed = 0;
1609 priv->oldduplex = -1;
1610
1611 snprintf(phy_id, BUS_ID_SIZE, PHY_ID_FMT, priv->ug_info->mdio_bus,
1612 priv->ug_info->phy_address);
1613
1614 phydev = phy_connect(dev, phy_id, &adjust_link, 0, priv->phy_interface);
1615
1616 if (IS_ERR(phydev)) {
1617 printk("%s: Could not attach to PHY\n", dev->name);
1618 return PTR_ERR(phydev);
1619 }
1620
1621 phydev->supported &= (ADVERTISED_10baseT_Half |
1622 ADVERTISED_10baseT_Full |
1623 ADVERTISED_100baseT_Half |
1624 ADVERTISED_100baseT_Full);
1625
1626 if (priv->max_speed == SPEED_1000)
1627 phydev->supported |= ADVERTISED_1000baseT_Full;
1628
1629 phydev->advertising = phydev->supported;
1630
1631 priv->phydev = phydev;
1632
1633 return 0;
1634 }
1635
1636
1637
1638 static int ugeth_graceful_stop_tx(struct ucc_geth_private *ugeth)
1639 {
1640 struct ucc_fast_private *uccf;
1641 u32 cecr_subblock;
1642 u32 temp;
1643
1644 uccf = ugeth->uccf;
1645
1646 /* Mask GRACEFUL STOP TX interrupt bit and clear it */
1647 temp = in_be32(uccf->p_uccm);
1648 temp &= ~UCCE_GRA;
1649 out_be32(uccf->p_uccm, temp);
1650 out_be32(uccf->p_ucce, UCCE_GRA); /* clear by writing 1 */
1651
1652 /* Issue host command */
1653 cecr_subblock =
1654 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.ucc_num);
1655 qe_issue_cmd(QE_GRACEFUL_STOP_TX, cecr_subblock,
1656 QE_CR_PROTOCOL_ETHERNET, 0);
1657
1658 /* Wait for command to complete */
1659 do {
1660 temp = in_be32(uccf->p_ucce);
1661 } while (!(temp & UCCE_GRA));
1662
1663 uccf->stopped_tx = 1;
1664
1665 return 0;
1666 }
1667
1668 static int ugeth_graceful_stop_rx(struct ucc_geth_private * ugeth)
1669 {
1670 struct ucc_fast_private *uccf;
1671 u32 cecr_subblock;
1672 u8 temp;
1673
1674 uccf = ugeth->uccf;
1675
1676 /* Clear acknowledge bit */
1677 temp = ugeth->p_rx_glbl_pram->rxgstpack;
1678 temp &= ~GRACEFUL_STOP_ACKNOWLEDGE_RX;
1679 ugeth->p_rx_glbl_pram->rxgstpack = temp;
1680
1681 /* Keep issuing command and checking acknowledge bit until
1682 it is asserted, according to spec */
1683 do {
1684 /* Issue host command */
1685 cecr_subblock =
1686 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.
1687 ucc_num);
1688 qe_issue_cmd(QE_GRACEFUL_STOP_RX, cecr_subblock,
1689 QE_CR_PROTOCOL_ETHERNET, 0);
1690
1691 temp = ugeth->p_rx_glbl_pram->rxgstpack;
1692 } while (!(temp & GRACEFUL_STOP_ACKNOWLEDGE_RX));
1693
1694 uccf->stopped_rx = 1;
1695
1696 return 0;
1697 }
1698
1699 static int ugeth_restart_tx(struct ucc_geth_private *ugeth)
1700 {
1701 struct ucc_fast_private *uccf;
1702 u32 cecr_subblock;
1703
1704 uccf = ugeth->uccf;
1705
1706 cecr_subblock =
1707 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.ucc_num);
1708 qe_issue_cmd(QE_RESTART_TX, cecr_subblock, QE_CR_PROTOCOL_ETHERNET, 0);
1709 uccf->stopped_tx = 0;
1710
1711 return 0;
1712 }
1713
1714 static int ugeth_restart_rx(struct ucc_geth_private *ugeth)
1715 {
1716 struct ucc_fast_private *uccf;
1717 u32 cecr_subblock;
1718
1719 uccf = ugeth->uccf;
1720
1721 cecr_subblock =
1722 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.ucc_num);
1723 qe_issue_cmd(QE_RESTART_RX, cecr_subblock, QE_CR_PROTOCOL_ETHERNET,
1724 0);
1725 uccf->stopped_rx = 0;
1726
1727 return 0;
1728 }
1729
1730 static int ugeth_enable(struct ucc_geth_private *ugeth, enum comm_dir mode)
1731 {
1732 struct ucc_fast_private *uccf;
1733 int enabled_tx, enabled_rx;
1734
1735 uccf = ugeth->uccf;
1736
1737 /* check if the UCC number is in range. */
1738 if (ugeth->ug_info->uf_info.ucc_num >= UCC_MAX_NUM) {
1739 if (netif_msg_probe(ugeth))
1740 ugeth_err("%s: ucc_num out of range.", __FUNCTION__);
1741 return -EINVAL;
1742 }
1743
1744 enabled_tx = uccf->enabled_tx;
1745 enabled_rx = uccf->enabled_rx;
1746
1747 /* Get Tx and Rx going again, in case this channel was actively
1748 disabled. */
1749 if ((mode & COMM_DIR_TX) && (!enabled_tx) && uccf->stopped_tx)
1750 ugeth_restart_tx(ugeth);
1751 if ((mode & COMM_DIR_RX) && (!enabled_rx) && uccf->stopped_rx)
1752 ugeth_restart_rx(ugeth);
1753
1754 ucc_fast_enable(uccf, mode); /* OK to do even if not disabled */
1755
1756 return 0;
1757
1758 }
1759
1760 static int ugeth_disable(struct ucc_geth_private * ugeth, enum comm_dir mode)
1761 {
1762 struct ucc_fast_private *uccf;
1763
1764 uccf = ugeth->uccf;
1765
1766 /* check if the UCC number is in range. */
1767 if (ugeth->ug_info->uf_info.ucc_num >= UCC_MAX_NUM) {
1768 if (netif_msg_probe(ugeth))
1769 ugeth_err("%s: ucc_num out of range.", __FUNCTION__);
1770 return -EINVAL;
1771 }
1772
1773 /* Stop any transmissions */
1774 if ((mode & COMM_DIR_TX) && uccf->enabled_tx && !uccf->stopped_tx)
1775 ugeth_graceful_stop_tx(ugeth);
1776
1777 /* Stop any receptions */
1778 if ((mode & COMM_DIR_RX) && uccf->enabled_rx && !uccf->stopped_rx)
1779 ugeth_graceful_stop_rx(ugeth);
1780
1781 ucc_fast_disable(ugeth->uccf, mode); /* OK to do even if not enabled */
1782
1783 return 0;
1784 }
1785
1786 static void ugeth_dump_regs(struct ucc_geth_private *ugeth)
1787 {
1788 #ifdef DEBUG
1789 ucc_fast_dump_regs(ugeth->uccf);
1790 dump_regs(ugeth);
1791 dump_bds(ugeth);
1792 #endif
1793 }
1794
1795 #ifdef CONFIG_UGETH_FILTERING
1796 static int ugeth_ext_filtering_serialize_tad(struct ucc_geth_tad_params *
1797 p_UccGethTadParams,
1798 struct qe_fltr_tad *qe_fltr_tad)
1799 {
1800 u16 temp;
1801
1802 /* Zero serialized TAD */
1803 memset(qe_fltr_tad, 0, QE_FLTR_TAD_SIZE);
1804
1805 qe_fltr_tad->serialized[0] |= UCC_GETH_TAD_V; /* Must have this */
1806 if (p_UccGethTadParams->rx_non_dynamic_extended_features_mode ||
1807 (p_UccGethTadParams->vtag_op != UCC_GETH_VLAN_OPERATION_TAGGED_NOP)
1808 || (p_UccGethTadParams->vnontag_op !=
1809 UCC_GETH_VLAN_OPERATION_NON_TAGGED_NOP)
1810 )
1811 qe_fltr_tad->serialized[0] |= UCC_GETH_TAD_EF;
1812 if (p_UccGethTadParams->reject_frame)
1813 qe_fltr_tad->serialized[0] |= UCC_GETH_TAD_REJ;
1814 temp =
1815 (u16) (((u16) p_UccGethTadParams->
1816 vtag_op) << UCC_GETH_TAD_VTAG_OP_SHIFT);
1817 qe_fltr_tad->serialized[0] |= (u8) (temp >> 8); /* upper bits */
1818
1819 qe_fltr_tad->serialized[1] |= (u8) (temp & 0x00ff); /* lower bits */
1820 if (p_UccGethTadParams->vnontag_op ==
1821 UCC_GETH_VLAN_OPERATION_NON_TAGGED_Q_TAG_INSERT)
1822 qe_fltr_tad->serialized[1] |= UCC_GETH_TAD_V_NON_VTAG_OP;
1823 qe_fltr_tad->serialized[1] |=
1824 p_UccGethTadParams->rqos << UCC_GETH_TAD_RQOS_SHIFT;
1825
1826 qe_fltr_tad->serialized[2] |=
1827 p_UccGethTadParams->vpri << UCC_GETH_TAD_V_PRIORITY_SHIFT;
1828 /* upper bits */
1829 qe_fltr_tad->serialized[2] |= (u8) (p_UccGethTadParams->vid >> 8);
1830 /* lower bits */
1831 qe_fltr_tad->serialized[3] |= (u8) (p_UccGethTadParams->vid & 0x00ff);
1832
1833 return 0;
1834 }
1835
1836 static struct enet_addr_container_t
1837 *ugeth_82xx_filtering_get_match_addr_in_hash(struct ucc_geth_private *ugeth,
1838 struct enet_addr *p_enet_addr)
1839 {
1840 struct enet_addr_container *enet_addr_cont;
1841 struct list_head *p_lh;
1842 u16 i, num;
1843 int32_t j;
1844 u8 *p_counter;
1845
1846 if ((*p_enet_addr)[0] & ENET_GROUP_ADDR) {
1847 p_lh = &ugeth->group_hash_q;
1848 p_counter = &(ugeth->numGroupAddrInHash);
1849 } else {
1850 p_lh = &ugeth->ind_hash_q;
1851 p_counter = &(ugeth->numIndAddrInHash);
1852 }
1853
1854 if (!p_lh)
1855 return NULL;
1856
1857 num = *p_counter;
1858
1859 for (i = 0; i < num; i++) {
1860 enet_addr_cont =
1861 (struct enet_addr_container *)
1862 ENET_ADDR_CONT_ENTRY(dequeue(p_lh));
1863 for (j = ENET_NUM_OCTETS_PER_ADDRESS - 1; j >= 0; j--) {
1864 if ((*p_enet_addr)[j] != (enet_addr_cont->address)[j])
1865 break;
1866 if (j == 0)
1867 return enet_addr_cont; /* Found */
1868 }
1869 enqueue(p_lh, &enet_addr_cont->node); /* Put it back */
1870 }
1871 return NULL;
1872 }
1873
1874 static int ugeth_82xx_filtering_add_addr_in_hash(struct ucc_geth_private *ugeth,
1875 struct enet_addr *p_enet_addr)
1876 {
1877 enum ucc_geth_enet_address_recognition_location location;
1878 struct enet_addr_container *enet_addr_cont;
1879 struct list_head *p_lh;
1880 u8 i;
1881 u32 limit;
1882 u8 *p_counter;
1883
1884 if ((*p_enet_addr)[0] & ENET_GROUP_ADDR) {
1885 p_lh = &ugeth->group_hash_q;
1886 limit = ugeth->ug_info->maxGroupAddrInHash;
1887 location =
1888 UCC_GETH_ENET_ADDRESS_RECOGNITION_LOCATION_GROUP_HASH;
1889 p_counter = &(ugeth->numGroupAddrInHash);
1890 } else {
1891 p_lh = &ugeth->ind_hash_q;
1892 limit = ugeth->ug_info->maxIndAddrInHash;
1893 location =
1894 UCC_GETH_ENET_ADDRESS_RECOGNITION_LOCATION_INDIVIDUAL_HASH;
1895 p_counter = &(ugeth->numIndAddrInHash);
1896 }
1897
1898 if ((enet_addr_cont =
1899 ugeth_82xx_filtering_get_match_addr_in_hash(ugeth, p_enet_addr))) {
1900 list_add(p_lh, &enet_addr_cont->node); /* Put it back */
1901 return 0;
1902 }
1903 if ((!p_lh) || (!(*p_counter < limit)))
1904 return -EBUSY;
1905 if (!(enet_addr_cont = get_enet_addr_container()))
1906 return -ENOMEM;
1907 for (i = 0; i < ENET_NUM_OCTETS_PER_ADDRESS; i++)
1908 (enet_addr_cont->address)[i] = (*p_enet_addr)[i];
1909 enet_addr_cont->location = location;
1910 enqueue(p_lh, &enet_addr_cont->node); /* Put it back */
1911 ++(*p_counter);
1912
1913 hw_add_addr_in_hash(ugeth, enet_addr_cont->address);
1914 return 0;
1915 }
1916
1917 static int ugeth_82xx_filtering_clear_addr_in_hash(struct ucc_geth_private *ugeth,
1918 struct enet_addr *p_enet_addr)
1919 {
1920 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
1921 struct enet_addr_container *enet_addr_cont;
1922 struct ucc_fast_private *uccf;
1923 enum comm_dir comm_dir;
1924 u16 i, num;
1925 struct list_head *p_lh;
1926 u32 *addr_h, *addr_l;
1927 u8 *p_counter;
1928
1929 uccf = ugeth->uccf;
1930
1931 p_82xx_addr_filt =
1932 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->p_rx_glbl_pram->
1933 addressfiltering;
1934
1935 if (!
1936 (enet_addr_cont =
1937 ugeth_82xx_filtering_get_match_addr_in_hash(ugeth, p_enet_addr)))
1938 return -ENOENT;
1939
1940 /* It's been found and removed from the CQ. */
1941 /* Now destroy its container */
1942 put_enet_addr_container(enet_addr_cont);
1943
1944 if ((*p_enet_addr)[0] & ENET_GROUP_ADDR) {
1945 addr_h = &(p_82xx_addr_filt->gaddr_h);
1946 addr_l = &(p_82xx_addr_filt->gaddr_l);
1947 p_lh = &ugeth->group_hash_q;
1948 p_counter = &(ugeth->numGroupAddrInHash);
1949 } else {
1950 addr_h = &(p_82xx_addr_filt->iaddr_h);
1951 addr_l = &(p_82xx_addr_filt->iaddr_l);
1952 p_lh = &ugeth->ind_hash_q;
1953 p_counter = &(ugeth->numIndAddrInHash);
1954 }
1955
1956 comm_dir = 0;
1957 if (uccf->enabled_tx)
1958 comm_dir |= COMM_DIR_TX;
1959 if (uccf->enabled_rx)
1960 comm_dir |= COMM_DIR_RX;
1961 if (comm_dir)
1962 ugeth_disable(ugeth, comm_dir);
1963
1964 /* Clear the hash table. */
1965 out_be32(addr_h, 0x00000000);
1966 out_be32(addr_l, 0x00000000);
1967
1968 /* Add all remaining CQ elements back into hash */
1969 num = --(*p_counter);
1970 for (i = 0; i < num; i++) {
1971 enet_addr_cont =
1972 (struct enet_addr_container *)
1973 ENET_ADDR_CONT_ENTRY(dequeue(p_lh));
1974 hw_add_addr_in_hash(ugeth, enet_addr_cont->address);
1975 enqueue(p_lh, &enet_addr_cont->node); /* Put it back */
1976 }
1977
1978 if (comm_dir)
1979 ugeth_enable(ugeth, comm_dir);
1980
1981 return 0;
1982 }
1983 #endif /* CONFIG_UGETH_FILTERING */
1984
1985 static int ugeth_82xx_filtering_clear_all_addr_in_hash(struct ucc_geth_private *
1986 ugeth,
1987 enum enet_addr_type
1988 enet_addr_type)
1989 {
1990 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
1991 struct ucc_fast_private *uccf;
1992 enum comm_dir comm_dir;
1993 struct list_head *p_lh;
1994 u16 i, num;
1995 u32 *addr_h, *addr_l;
1996 u8 *p_counter;
1997
1998 uccf = ugeth->uccf;
1999
2000 p_82xx_addr_filt =
2001 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->p_rx_glbl_pram->
2002 addressfiltering;
2003
2004 if (enet_addr_type == ENET_ADDR_TYPE_GROUP) {
2005 addr_h = &(p_82xx_addr_filt->gaddr_h);
2006 addr_l = &(p_82xx_addr_filt->gaddr_l);
2007 p_lh = &ugeth->group_hash_q;
2008 p_counter = &(ugeth->numGroupAddrInHash);
2009 } else if (enet_addr_type == ENET_ADDR_TYPE_INDIVIDUAL) {
2010 addr_h = &(p_82xx_addr_filt->iaddr_h);
2011 addr_l = &(p_82xx_addr_filt->iaddr_l);
2012 p_lh = &ugeth->ind_hash_q;
2013 p_counter = &(ugeth->numIndAddrInHash);
2014 } else
2015 return -EINVAL;
2016
2017 comm_dir = 0;
2018 if (uccf->enabled_tx)
2019 comm_dir |= COMM_DIR_TX;
2020 if (uccf->enabled_rx)
2021 comm_dir |= COMM_DIR_RX;
2022 if (comm_dir)
2023 ugeth_disable(ugeth, comm_dir);
2024
2025 /* Clear the hash table. */
2026 out_be32(addr_h, 0x00000000);
2027 out_be32(addr_l, 0x00000000);
2028
2029 if (!p_lh)
2030 return 0;
2031
2032 num = *p_counter;
2033
2034 /* Delete all remaining CQ elements */
2035 for (i = 0; i < num; i++)
2036 put_enet_addr_container(ENET_ADDR_CONT_ENTRY(dequeue(p_lh)));
2037
2038 *p_counter = 0;
2039
2040 if (comm_dir)
2041 ugeth_enable(ugeth, comm_dir);
2042
2043 return 0;
2044 }
2045
2046 #ifdef CONFIG_UGETH_FILTERING
2047 static int ugeth_82xx_filtering_add_addr_in_paddr(struct ucc_geth_private *ugeth,
2048 struct enet_addr *p_enet_addr,
2049 u8 paddr_num)
2050 {
2051 int i;
2052
2053 if ((*p_enet_addr)[0] & ENET_GROUP_ADDR)
2054 ugeth_warn
2055 ("%s: multicast address added to paddr will have no "
2056 "effect - is this what you wanted?",
2057 __FUNCTION__);
2058
2059 ugeth->indAddrRegUsed[paddr_num] = 1; /* mark this paddr as used */
2060 /* store address in our database */
2061 for (i = 0; i < ENET_NUM_OCTETS_PER_ADDRESS; i++)
2062 ugeth->paddr[paddr_num][i] = (*p_enet_addr)[i];
2063 /* put in hardware */
2064 return hw_add_addr_in_paddr(ugeth, p_enet_addr, paddr_num);
2065 }
2066 #endif /* CONFIG_UGETH_FILTERING */
2067
2068 static int ugeth_82xx_filtering_clear_addr_in_paddr(struct ucc_geth_private *ugeth,
2069 u8 paddr_num)
2070 {
2071 ugeth->indAddrRegUsed[paddr_num] = 0; /* mark this paddr as not used */
2072 return hw_clear_addr_in_paddr(ugeth, paddr_num);/* clear in hardware */
2073 }
2074
2075 static void ucc_geth_memclean(struct ucc_geth_private *ugeth)
2076 {
2077 u16 i, j;
2078 u8 *bd;
2079
2080 if (!ugeth)
2081 return;
2082
2083 if (ugeth->uccf)
2084 ucc_fast_free(ugeth->uccf);
2085
2086 if (ugeth->p_thread_data_tx) {
2087 qe_muram_free(ugeth->thread_dat_tx_offset);
2088 ugeth->p_thread_data_tx = NULL;
2089 }
2090 if (ugeth->p_thread_data_rx) {
2091 qe_muram_free(ugeth->thread_dat_rx_offset);
2092 ugeth->p_thread_data_rx = NULL;
2093 }
2094 if (ugeth->p_exf_glbl_param) {
2095 qe_muram_free(ugeth->exf_glbl_param_offset);
2096 ugeth->p_exf_glbl_param = NULL;
2097 }
2098 if (ugeth->p_rx_glbl_pram) {
2099 qe_muram_free(ugeth->rx_glbl_pram_offset);
2100 ugeth->p_rx_glbl_pram = NULL;
2101 }
2102 if (ugeth->p_tx_glbl_pram) {
2103 qe_muram_free(ugeth->tx_glbl_pram_offset);
2104 ugeth->p_tx_glbl_pram = NULL;
2105 }
2106 if (ugeth->p_send_q_mem_reg) {
2107 qe_muram_free(ugeth->send_q_mem_reg_offset);
2108 ugeth->p_send_q_mem_reg = NULL;
2109 }
2110 if (ugeth->p_scheduler) {
2111 qe_muram_free(ugeth->scheduler_offset);
2112 ugeth->p_scheduler = NULL;
2113 }
2114 if (ugeth->p_tx_fw_statistics_pram) {
2115 qe_muram_free(ugeth->tx_fw_statistics_pram_offset);
2116 ugeth->p_tx_fw_statistics_pram = NULL;
2117 }
2118 if (ugeth->p_rx_fw_statistics_pram) {
2119 qe_muram_free(ugeth->rx_fw_statistics_pram_offset);
2120 ugeth->p_rx_fw_statistics_pram = NULL;
2121 }
2122 if (ugeth->p_rx_irq_coalescing_tbl) {
2123 qe_muram_free(ugeth->rx_irq_coalescing_tbl_offset);
2124 ugeth->p_rx_irq_coalescing_tbl = NULL;
2125 }
2126 if (ugeth->p_rx_bd_qs_tbl) {
2127 qe_muram_free(ugeth->rx_bd_qs_tbl_offset);
2128 ugeth->p_rx_bd_qs_tbl = NULL;
2129 }
2130 if (ugeth->p_init_enet_param_shadow) {
2131 return_init_enet_entries(ugeth,
2132 &(ugeth->p_init_enet_param_shadow->
2133 rxthread[0]),
2134 ENET_INIT_PARAM_MAX_ENTRIES_RX,
2135 ugeth->ug_info->riscRx, 1);
2136 return_init_enet_entries(ugeth,
2137 &(ugeth->p_init_enet_param_shadow->
2138 txthread[0]),
2139 ENET_INIT_PARAM_MAX_ENTRIES_TX,
2140 ugeth->ug_info->riscTx, 0);
2141 kfree(ugeth->p_init_enet_param_shadow);
2142 ugeth->p_init_enet_param_shadow = NULL;
2143 }
2144 for (i = 0; i < ugeth->ug_info->numQueuesTx; i++) {
2145 bd = ugeth->p_tx_bd_ring[i];
2146 if (!bd)
2147 continue;
2148 for (j = 0; j < ugeth->ug_info->bdRingLenTx[i]; j++) {
2149 if (ugeth->tx_skbuff[i][j]) {
2150 dma_unmap_single(NULL,
2151 ((struct qe_bd *)bd)->buf,
2152 (in_be32((u32 *)bd) &
2153 BD_LENGTH_MASK),
2154 DMA_TO_DEVICE);
2155 dev_kfree_skb_any(ugeth->tx_skbuff[i][j]);
2156 ugeth->tx_skbuff[i][j] = NULL;
2157 }
2158 }
2159
2160 kfree(ugeth->tx_skbuff[i]);
2161
2162 if (ugeth->p_tx_bd_ring[i]) {
2163 if (ugeth->ug_info->uf_info.bd_mem_part ==
2164 MEM_PART_SYSTEM)
2165 kfree((void *)ugeth->tx_bd_ring_offset[i]);
2166 else if (ugeth->ug_info->uf_info.bd_mem_part ==
2167 MEM_PART_MURAM)
2168 qe_muram_free(ugeth->tx_bd_ring_offset[i]);
2169 ugeth->p_tx_bd_ring[i] = NULL;
2170 }
2171 }
2172 for (i = 0; i < ugeth->ug_info->numQueuesRx; i++) {
2173 if (ugeth->p_rx_bd_ring[i]) {
2174 /* Return existing data buffers in ring */
2175 bd = ugeth->p_rx_bd_ring[i];
2176 for (j = 0; j < ugeth->ug_info->bdRingLenRx[i]; j++) {
2177 if (ugeth->rx_skbuff[i][j]) {
2178 dma_unmap_single(NULL,
2179 ((struct qe_bd *)bd)->buf,
2180 ugeth->ug_info->
2181 uf_info.max_rx_buf_length +
2182 UCC_GETH_RX_DATA_BUF_ALIGNMENT,
2183 DMA_FROM_DEVICE);
2184 dev_kfree_skb_any(
2185 ugeth->rx_skbuff[i][j]);
2186 ugeth->rx_skbuff[i][j] = NULL;
2187 }
2188 bd += sizeof(struct qe_bd);
2189 }
2190
2191 kfree(ugeth->rx_skbuff[i]);
2192
2193 if (ugeth->ug_info->uf_info.bd_mem_part ==
2194 MEM_PART_SYSTEM)
2195 kfree((void *)ugeth->rx_bd_ring_offset[i]);
2196 else if (ugeth->ug_info->uf_info.bd_mem_part ==
2197 MEM_PART_MURAM)
2198 qe_muram_free(ugeth->rx_bd_ring_offset[i]);
2199 ugeth->p_rx_bd_ring[i] = NULL;
2200 }
2201 }
2202 while (!list_empty(&ugeth->group_hash_q))
2203 put_enet_addr_container(ENET_ADDR_CONT_ENTRY
2204 (dequeue(&ugeth->group_hash_q)));
2205 while (!list_empty(&ugeth->ind_hash_q))
2206 put_enet_addr_container(ENET_ADDR_CONT_ENTRY
2207 (dequeue(&ugeth->ind_hash_q)));
2208
2209 }
2210
2211 static void ucc_geth_set_multi(struct net_device *dev)
2212 {
2213 struct ucc_geth_private *ugeth;
2214 struct dev_mc_list *dmi;
2215 struct ucc_fast *uf_regs;
2216 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
2217 int i;
2218
2219 ugeth = netdev_priv(dev);
2220
2221 uf_regs = ugeth->uccf->uf_regs;
2222
2223 if (dev->flags & IFF_PROMISC) {
2224
2225 uf_regs->upsmr |= UPSMR_PRO;
2226
2227 } else {
2228
2229 uf_regs->upsmr &= ~UPSMR_PRO;
2230
2231 p_82xx_addr_filt =
2232 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->
2233 p_rx_glbl_pram->addressfiltering;
2234
2235 if (dev->flags & IFF_ALLMULTI) {
2236 /* Catch all multicast addresses, so set the
2237 * filter to all 1's.
2238 */
2239 out_be32(&p_82xx_addr_filt->gaddr_h, 0xffffffff);
2240 out_be32(&p_82xx_addr_filt->gaddr_l, 0xffffffff);
2241 } else {
2242 /* Clear filter and add the addresses in the list.
2243 */
2244 out_be32(&p_82xx_addr_filt->gaddr_h, 0x0);
2245 out_be32(&p_82xx_addr_filt->gaddr_l, 0x0);
2246
2247 dmi = dev->mc_list;
2248
2249 for (i = 0; i < dev->mc_count; i++, dmi = dmi->next) {
2250
2251 /* Only support group multicast for now.
2252 */
2253 if (!(dmi->dmi_addr[0] & 1))
2254 continue;
2255
2256 /* Ask CPM to run CRC and set bit in
2257 * filter mask.
2258 */
2259 hw_add_addr_in_hash(ugeth, dmi->dmi_addr);
2260 }
2261 }
2262 }
2263 }
2264
2265 static void ucc_geth_stop(struct ucc_geth_private *ugeth)
2266 {
2267 struct ucc_geth *ug_regs = ugeth->ug_regs;
2268 struct phy_device *phydev = ugeth->phydev;
2269 u32 tempval;
2270
2271 ugeth_vdbg("%s: IN", __FUNCTION__);
2272
2273 /* Disable the controller */
2274 ugeth_disable(ugeth, COMM_DIR_RX_AND_TX);
2275
2276 /* Tell the kernel the link is down */
2277 phy_stop(phydev);
2278
2279 /* Mask all interrupts */
2280 out_be32(ugeth->uccf->p_uccm, 0x00000000);
2281
2282 /* Clear all interrupts */
2283 out_be32(ugeth->uccf->p_ucce, 0xffffffff);
2284
2285 /* Disable Rx and Tx */
2286 tempval = in_be32(&ug_regs->maccfg1);
2287 tempval &= ~(MACCFG1_ENABLE_RX | MACCFG1_ENABLE_TX);
2288 out_be32(&ug_regs->maccfg1, tempval);
2289
2290 free_irq(ugeth->ug_info->uf_info.irq, ugeth->dev);
2291
2292 ucc_geth_memclean(ugeth);
2293 }
2294
2295 static int ucc_struct_init(struct ucc_geth_private *ugeth)
2296 {
2297 struct ucc_geth_info *ug_info;
2298 struct ucc_fast_info *uf_info;
2299 int i;
2300
2301 ug_info = ugeth->ug_info;
2302 uf_info = &ug_info->uf_info;
2303
2304 /* Create CQs for hash tables */
2305 INIT_LIST_HEAD(&ugeth->group_hash_q);
2306 INIT_LIST_HEAD(&ugeth->ind_hash_q);
2307
2308 if (!((uf_info->bd_mem_part == MEM_PART_SYSTEM) ||
2309 (uf_info->bd_mem_part == MEM_PART_MURAM))) {
2310 if (netif_msg_probe(ugeth))
2311 ugeth_err("%s: Bad memory partition value.",
2312 __FUNCTION__);
2313 return -EINVAL;
2314 }
2315
2316 /* Rx BD lengths */
2317 for (i = 0; i < ug_info->numQueuesRx; i++) {
2318 if ((ug_info->bdRingLenRx[i] < UCC_GETH_RX_BD_RING_SIZE_MIN) ||
2319 (ug_info->bdRingLenRx[i] %
2320 UCC_GETH_RX_BD_RING_SIZE_ALIGNMENT)) {
2321 if (netif_msg_probe(ugeth))
2322 ugeth_err
2323 ("%s: Rx BD ring length must be multiple of 4, no smaller than 8.",
2324 __FUNCTION__);
2325 return -EINVAL;
2326 }
2327 }
2328
2329 /* Tx BD lengths */
2330 for (i = 0; i < ug_info->numQueuesTx; i++) {
2331 if (ug_info->bdRingLenTx[i] < UCC_GETH_TX_BD_RING_SIZE_MIN) {
2332 if (netif_msg_probe(ugeth))
2333 ugeth_err
2334 ("%s: Tx BD ring length must be no smaller than 2.",
2335 __FUNCTION__);
2336 return -EINVAL;
2337 }
2338 }
2339
2340 /* mrblr */
2341 if ((uf_info->max_rx_buf_length == 0) ||
2342 (uf_info->max_rx_buf_length % UCC_GETH_MRBLR_ALIGNMENT)) {
2343 if (netif_msg_probe(ugeth))
2344 ugeth_err
2345 ("%s: max_rx_buf_length must be non-zero multiple of 128.",
2346 __FUNCTION__);
2347 return -EINVAL;
2348 }
2349
2350 /* num Tx queues */
2351 if (ug_info->numQueuesTx > NUM_TX_QUEUES) {
2352 if (netif_msg_probe(ugeth))
2353 ugeth_err("%s: number of tx queues too large.", __FUNCTION__);
2354 return -EINVAL;
2355 }
2356
2357 /* num Rx queues */
2358 if (ug_info->numQueuesRx > NUM_RX_QUEUES) {
2359 if (netif_msg_probe(ugeth))
2360 ugeth_err("%s: number of rx queues too large.", __FUNCTION__);
2361 return -EINVAL;
2362 }
2363
2364 /* l2qt */
2365 for (i = 0; i < UCC_GETH_VLAN_PRIORITY_MAX; i++) {
2366 if (ug_info->l2qt[i] >= ug_info->numQueuesRx) {
2367 if (netif_msg_probe(ugeth))
2368 ugeth_err
2369 ("%s: VLAN priority table entry must not be"
2370 " larger than number of Rx queues.",
2371 __FUNCTION__);
2372 return -EINVAL;
2373 }
2374 }
2375
2376 /* l3qt */
2377 for (i = 0; i < UCC_GETH_IP_PRIORITY_MAX; i++) {
2378 if (ug_info->l3qt[i] >= ug_info->numQueuesRx) {
2379 if (netif_msg_probe(ugeth))
2380 ugeth_err
2381 ("%s: IP priority table entry must not be"
2382 " larger than number of Rx queues.",
2383 __FUNCTION__);
2384 return -EINVAL;
2385 }
2386 }
2387
2388 if (ug_info->cam && !ug_info->ecamptr) {
2389 if (netif_msg_probe(ugeth))
2390 ugeth_err("%s: If cam mode is chosen, must supply cam ptr.",
2391 __FUNCTION__);
2392 return -EINVAL;
2393 }
2394
2395 if ((ug_info->numStationAddresses !=
2396 UCC_GETH_NUM_OF_STATION_ADDRESSES_1)
2397 && ug_info->rxExtendedFiltering) {
2398 if (netif_msg_probe(ugeth))
2399 ugeth_err("%s: Number of station addresses greater than 1 "
2400 "not allowed in extended parsing mode.",
2401 __FUNCTION__);
2402 return -EINVAL;
2403 }
2404
2405 /* Generate uccm_mask for receive */
2406 uf_info->uccm_mask = ug_info->eventRegMask & UCCE_OTHER;/* Errors */
2407 for (i = 0; i < ug_info->numQueuesRx; i++)
2408 uf_info->uccm_mask |= (UCCE_RXBF_SINGLE_MASK << i);
2409
2410 for (i = 0; i < ug_info->numQueuesTx; i++)
2411 uf_info->uccm_mask |= (UCCE_TXBF_SINGLE_MASK << i);
2412 /* Initialize the general fast UCC block. */
2413 if (ucc_fast_init(uf_info, &ugeth->uccf)) {
2414 if (netif_msg_probe(ugeth))
2415 ugeth_err("%s: Failed to init uccf.", __FUNCTION__);
2416 ucc_geth_memclean(ugeth);
2417 return -ENOMEM;
2418 }
2419
2420 ugeth->ug_regs = (struct ucc_geth *) ioremap(uf_info->regs, sizeof(struct ucc_geth));
2421
2422 return 0;
2423 }
2424
2425 static int ucc_geth_startup(struct ucc_geth_private *ugeth)
2426 {
2427 struct ucc_geth_82xx_address_filtering_pram *p_82xx_addr_filt;
2428 struct ucc_geth_init_pram *p_init_enet_pram;
2429 struct ucc_fast_private *uccf;
2430 struct ucc_geth_info *ug_info;
2431 struct ucc_fast_info *uf_info;
2432 struct ucc_fast *uf_regs;
2433 struct ucc_geth *ug_regs;
2434 int ret_val = -EINVAL;
2435 u32 remoder = UCC_GETH_REMODER_INIT;
2436 u32 init_enet_pram_offset, cecr_subblock, command, maccfg1;
2437 u32 ifstat, i, j, size, l2qt, l3qt, length;
2438 u16 temoder = UCC_GETH_TEMODER_INIT;
2439 u16 test;
2440 u8 function_code = 0;
2441 u8 *bd, *endOfRing;
2442 u8 numThreadsRxNumerical, numThreadsTxNumerical;
2443
2444 ugeth_vdbg("%s: IN", __FUNCTION__);
2445 uccf = ugeth->uccf;
2446 ug_info = ugeth->ug_info;
2447 uf_info = &ug_info->uf_info;
2448 uf_regs = uccf->uf_regs;
2449 ug_regs = ugeth->ug_regs;
2450
2451 switch (ug_info->numThreadsRx) {
2452 case UCC_GETH_NUM_OF_THREADS_1:
2453 numThreadsRxNumerical = 1;
2454 break;
2455 case UCC_GETH_NUM_OF_THREADS_2:
2456 numThreadsRxNumerical = 2;
2457 break;
2458 case UCC_GETH_NUM_OF_THREADS_4:
2459 numThreadsRxNumerical = 4;
2460 break;
2461 case UCC_GETH_NUM_OF_THREADS_6:
2462 numThreadsRxNumerical = 6;
2463 break;
2464 case UCC_GETH_NUM_OF_THREADS_8:
2465 numThreadsRxNumerical = 8;
2466 break;
2467 default:
2468 if (netif_msg_ifup(ugeth))
2469 ugeth_err("%s: Bad number of Rx threads value.",
2470 __FUNCTION__);
2471 ucc_geth_memclean(ugeth);
2472 return -EINVAL;
2473 break;
2474 }
2475
2476 switch (ug_info->numThreadsTx) {
2477 case UCC_GETH_NUM_OF_THREADS_1:
2478 numThreadsTxNumerical = 1;
2479 break;
2480 case UCC_GETH_NUM_OF_THREADS_2:
2481 numThreadsTxNumerical = 2;
2482 break;
2483 case UCC_GETH_NUM_OF_THREADS_4:
2484 numThreadsTxNumerical = 4;
2485 break;
2486 case UCC_GETH_NUM_OF_THREADS_6:
2487 numThreadsTxNumerical = 6;
2488 break;
2489 case UCC_GETH_NUM_OF_THREADS_8:
2490 numThreadsTxNumerical = 8;
2491 break;
2492 default:
2493 if (netif_msg_ifup(ugeth))
2494 ugeth_err("%s: Bad number of Tx threads value.",
2495 __FUNCTION__);
2496 ucc_geth_memclean(ugeth);
2497 return -EINVAL;
2498 break;
2499 }
2500
2501 /* Calculate rx_extended_features */
2502 ugeth->rx_non_dynamic_extended_features = ug_info->ipCheckSumCheck ||
2503 ug_info->ipAddressAlignment ||
2504 (ug_info->numStationAddresses !=
2505 UCC_GETH_NUM_OF_STATION_ADDRESSES_1);
2506
2507 ugeth->rx_extended_features = ugeth->rx_non_dynamic_extended_features ||
2508 (ug_info->vlanOperationTagged != UCC_GETH_VLAN_OPERATION_TAGGED_NOP)
2509 || (ug_info->vlanOperationNonTagged !=
2510 UCC_GETH_VLAN_OPERATION_NON_TAGGED_NOP);
2511
2512 init_default_reg_vals(&uf_regs->upsmr,
2513 &ug_regs->maccfg1, &ug_regs->maccfg2);
2514
2515 /* Set UPSMR */
2516 /* For more details see the hardware spec. */
2517 init_rx_parameters(ug_info->bro,
2518 ug_info->rsh, ug_info->pro, &uf_regs->upsmr);
2519
2520 /* We're going to ignore other registers for now, */
2521 /* except as needed to get up and running */
2522
2523 /* Set MACCFG1 */
2524 /* For more details see the hardware spec. */
2525 init_flow_control_params(ug_info->aufc,
2526 ug_info->receiveFlowControl,
2527 ug_info->transmitFlowControl,
2528 ug_info->pausePeriod,
2529 ug_info->extensionField,
2530 &uf_regs->upsmr,
2531 &ug_regs->uempr, &ug_regs->maccfg1);
2532
2533 maccfg1 = in_be32(&ug_regs->maccfg1);
2534 maccfg1 |= MACCFG1_ENABLE_RX;
2535 maccfg1 |= MACCFG1_ENABLE_TX;
2536 out_be32(&ug_regs->maccfg1, maccfg1);
2537
2538 /* Set IPGIFG */
2539 /* For more details see the hardware spec. */
2540 ret_val = init_inter_frame_gap_params(ug_info->nonBackToBackIfgPart1,
2541 ug_info->nonBackToBackIfgPart2,
2542 ug_info->
2543 miminumInterFrameGapEnforcement,
2544 ug_info->backToBackInterFrameGap,
2545 &ug_regs->ipgifg);
2546 if (ret_val != 0) {
2547 if (netif_msg_ifup(ugeth))
2548 ugeth_err("%s: IPGIFG initialization parameter too large.",
2549 __FUNCTION__);
2550 ucc_geth_memclean(ugeth);
2551 return ret_val;
2552 }
2553
2554 /* Set HAFDUP */
2555 /* For more details see the hardware spec. */
2556 ret_val = init_half_duplex_params(ug_info->altBeb,
2557 ug_info->backPressureNoBackoff,
2558 ug_info->noBackoff,
2559 ug_info->excessDefer,
2560 ug_info->altBebTruncation,
2561 ug_info->maxRetransmission,
2562 ug_info->collisionWindow,
2563 &ug_regs->hafdup);
2564 if (ret_val != 0) {
2565 if (netif_msg_ifup(ugeth))
2566 ugeth_err("%s: Half Duplex initialization parameter too large.",
2567 __FUNCTION__);
2568 ucc_geth_memclean(ugeth);
2569 return ret_val;
2570 }
2571
2572 /* Set IFSTAT */
2573 /* For more details see the hardware spec. */
2574 /* Read only - resets upon read */
2575 ifstat = in_be32(&ug_regs->ifstat);
2576
2577 /* Clear UEMPR */
2578 /* For more details see the hardware spec. */
2579 out_be32(&ug_regs->uempr, 0);
2580
2581 /* Set UESCR */
2582 /* For more details see the hardware spec. */
2583 init_hw_statistics_gathering_mode((ug_info->statisticsMode &
2584 UCC_GETH_STATISTICS_GATHERING_MODE_HARDWARE),
2585 0, &uf_regs->upsmr, &ug_regs->uescr);
2586
2587 /* Allocate Tx bds */
2588 for (j = 0; j < ug_info->numQueuesTx; j++) {
2589 /* Allocate in multiple of
2590 UCC_GETH_TX_BD_RING_SIZE_MEMORY_ALIGNMENT,
2591 according to spec */
2592 length = ((ug_info->bdRingLenTx[j] * sizeof(struct qe_bd))
2593 / UCC_GETH_TX_BD_RING_SIZE_MEMORY_ALIGNMENT)
2594 * UCC_GETH_TX_BD_RING_SIZE_MEMORY_ALIGNMENT;
2595 if ((ug_info->bdRingLenTx[j] * sizeof(struct qe_bd)) %
2596 UCC_GETH_TX_BD_RING_SIZE_MEMORY_ALIGNMENT)
2597 length += UCC_GETH_TX_BD_RING_SIZE_MEMORY_ALIGNMENT;
2598 if (uf_info->bd_mem_part == MEM_PART_SYSTEM) {
2599 u32 align = 4;
2600 if (UCC_GETH_TX_BD_RING_ALIGNMENT > 4)
2601 align = UCC_GETH_TX_BD_RING_ALIGNMENT;
2602 ugeth->tx_bd_ring_offset[j] =
2603 kmalloc((u32) (length + align), GFP_KERNEL);
2604
2605 if (ugeth->tx_bd_ring_offset[j] != 0)
2606 ugeth->p_tx_bd_ring[j] =
2607 (void*)((ugeth->tx_bd_ring_offset[j] +
2608 align) & ~(align - 1));
2609 } else if (uf_info->bd_mem_part == MEM_PART_MURAM) {
2610 ugeth->tx_bd_ring_offset[j] =
2611 qe_muram_alloc(length,
2612 UCC_GETH_TX_BD_RING_ALIGNMENT);
2613 if (!IS_ERR_VALUE(ugeth->tx_bd_ring_offset[j]))
2614 ugeth->p_tx_bd_ring[j] =
2615 (u8 *) qe_muram_addr(ugeth->
2616 tx_bd_ring_offset[j]);
2617 }
2618 if (!ugeth->p_tx_bd_ring[j]) {
2619 if (netif_msg_ifup(ugeth))
2620 ugeth_err
2621 ("%s: Can not allocate memory for Tx bd rings.",
2622 __FUNCTION__);
2623 ucc_geth_memclean(ugeth);
2624 return -ENOMEM;
2625 }
2626 /* Zero unused end of bd ring, according to spec */
2627 memset(ugeth->p_tx_bd_ring[j] +
2628 ug_info->bdRingLenTx[j] * sizeof(struct qe_bd), 0,
2629 length - ug_info->bdRingLenTx[j] * sizeof(struct qe_bd));
2630 }
2631
2632 /* Allocate Rx bds */
2633 for (j = 0; j < ug_info->numQueuesRx; j++) {
2634 length = ug_info->bdRingLenRx[j] * sizeof(struct qe_bd);
2635 if (uf_info->bd_mem_part == MEM_PART_SYSTEM) {
2636 u32 align = 4;
2637 if (UCC_GETH_RX_BD_RING_ALIGNMENT > 4)
2638 align = UCC_GETH_RX_BD_RING_ALIGNMENT;
2639 ugeth->rx_bd_ring_offset[j] =
2640 kmalloc((u32) (length + align), GFP_KERNEL);
2641 if (ugeth->rx_bd_ring_offset[j] != 0)
2642 ugeth->p_rx_bd_ring[j] =
2643 (void*)((ugeth->rx_bd_ring_offset[j] +
2644 align) & ~(align - 1));
2645 } else if (uf_info->bd_mem_part == MEM_PART_MURAM) {
2646 ugeth->rx_bd_ring_offset[j] =
2647 qe_muram_alloc(length,
2648 UCC_GETH_RX_BD_RING_ALIGNMENT);
2649 if (!IS_ERR_VALUE(ugeth->rx_bd_ring_offset[j]))
2650 ugeth->p_rx_bd_ring[j] =
2651 (u8 *) qe_muram_addr(ugeth->
2652 rx_bd_ring_offset[j]);
2653 }
2654 if (!ugeth->p_rx_bd_ring[j]) {
2655 if (netif_msg_ifup(ugeth))
2656 ugeth_err
2657 ("%s: Can not allocate memory for Rx bd rings.",
2658 __FUNCTION__);
2659 ucc_geth_memclean(ugeth);
2660 return -ENOMEM;
2661 }
2662 }
2663
2664 /* Init Tx bds */
2665 for (j = 0; j < ug_info->numQueuesTx; j++) {
2666 /* Setup the skbuff rings */
2667 ugeth->tx_skbuff[j] = kmalloc(sizeof(struct sk_buff *) *
2668 ugeth->ug_info->bdRingLenTx[j],
2669 GFP_KERNEL);
2670
2671 if (ugeth->tx_skbuff[j] == NULL) {
2672 if (netif_msg_ifup(ugeth))
2673 ugeth_err("%s: Could not allocate tx_skbuff",
2674 __FUNCTION__);
2675 ucc_geth_memclean(ugeth);
2676 return -ENOMEM;
2677 }
2678
2679 for (i = 0; i < ugeth->ug_info->bdRingLenTx[j]; i++)
2680 ugeth->tx_skbuff[j][i] = NULL;
2681
2682 ugeth->skb_curtx[j] = ugeth->skb_dirtytx[j] = 0;
2683 bd = ugeth->confBd[j] = ugeth->txBd[j] = ugeth->p_tx_bd_ring[j];
2684 for (i = 0; i < ug_info->bdRingLenTx[j]; i++) {
2685 /* clear bd buffer */
2686 out_be32(&((struct qe_bd *)bd)->buf, 0);
2687 /* set bd status and length */
2688 out_be32((u32 *)bd, 0);
2689 bd += sizeof(struct qe_bd);
2690 }
2691 bd -= sizeof(struct qe_bd);
2692 /* set bd status and length */
2693 out_be32((u32 *)bd, T_W); /* for last BD set Wrap bit */
2694 }
2695
2696 /* Init Rx bds */
2697 for (j = 0; j < ug_info->numQueuesRx; j++) {
2698 /* Setup the skbuff rings */
2699 ugeth->rx_skbuff[j] = kmalloc(sizeof(struct sk_buff *) *
2700 ugeth->ug_info->bdRingLenRx[j],
2701 GFP_KERNEL);
2702
2703 if (ugeth->rx_skbuff[j] == NULL) {
2704 if (netif_msg_ifup(ugeth))
2705 ugeth_err("%s: Could not allocate rx_skbuff",
2706 __FUNCTION__);
2707 ucc_geth_memclean(ugeth);
2708 return -ENOMEM;
2709 }
2710
2711 for (i = 0; i < ugeth->ug_info->bdRingLenRx[j]; i++)
2712 ugeth->rx_skbuff[j][i] = NULL;
2713
2714 ugeth->skb_currx[j] = 0;
2715 bd = ugeth->rxBd[j] = ugeth->p_rx_bd_ring[j];
2716 for (i = 0; i < ug_info->bdRingLenRx[j]; i++) {
2717 /* set bd status and length */
2718 out_be32((u32 *)bd, R_I);
2719 /* clear bd buffer */
2720 out_be32(&((struct qe_bd *)bd)->buf, 0);
2721 bd += sizeof(struct qe_bd);
2722 }
2723 bd -= sizeof(struct qe_bd);
2724 /* set bd status and length */
2725 out_be32((u32 *)bd, R_W); /* for last BD set Wrap bit */
2726 }
2727
2728 /*
2729 * Global PRAM
2730 */
2731 /* Tx global PRAM */
2732 /* Allocate global tx parameter RAM page */
2733 ugeth->tx_glbl_pram_offset =
2734 qe_muram_alloc(sizeof(struct ucc_geth_tx_global_pram),
2735 UCC_GETH_TX_GLOBAL_PRAM_ALIGNMENT);
2736 if (IS_ERR_VALUE(ugeth->tx_glbl_pram_offset)) {
2737 if (netif_msg_ifup(ugeth))
2738 ugeth_err
2739 ("%s: Can not allocate DPRAM memory for p_tx_glbl_pram.",
2740 __FUNCTION__);
2741 ucc_geth_memclean(ugeth);
2742 return -ENOMEM;
2743 }
2744 ugeth->p_tx_glbl_pram =
2745 (struct ucc_geth_tx_global_pram *) qe_muram_addr(ugeth->
2746 tx_glbl_pram_offset);
2747 /* Zero out p_tx_glbl_pram */
2748 memset(ugeth->p_tx_glbl_pram, 0, sizeof(struct ucc_geth_tx_global_pram));
2749
2750 /* Fill global PRAM */
2751
2752 /* TQPTR */
2753 /* Size varies with number of Tx threads */
2754 ugeth->thread_dat_tx_offset =
2755 qe_muram_alloc(numThreadsTxNumerical *
2756 sizeof(struct ucc_geth_thread_data_tx) +
2757 32 * (numThreadsTxNumerical == 1),
2758 UCC_GETH_THREAD_DATA_ALIGNMENT);
2759 if (IS_ERR_VALUE(ugeth->thread_dat_tx_offset)) {
2760 if (netif_msg_ifup(ugeth))
2761 ugeth_err
2762 ("%s: Can not allocate DPRAM memory for p_thread_data_tx.",
2763 __FUNCTION__);
2764 ucc_geth_memclean(ugeth);
2765 return -ENOMEM;
2766 }
2767
2768 ugeth->p_thread_data_tx =
2769 (struct ucc_geth_thread_data_tx *) qe_muram_addr(ugeth->
2770 thread_dat_tx_offset);
2771 out_be32(&ugeth->p_tx_glbl_pram->tqptr, ugeth->thread_dat_tx_offset);
2772
2773 /* vtagtable */
2774 for (i = 0; i < UCC_GETH_TX_VTAG_TABLE_ENTRY_MAX; i++)
2775 out_be32(&ugeth->p_tx_glbl_pram->vtagtable[i],
2776 ug_info->vtagtable[i]);
2777
2778 /* iphoffset */
2779 for (i = 0; i < TX_IP_OFFSET_ENTRY_MAX; i++)
2780 ugeth->p_tx_glbl_pram->iphoffset[i] = ug_info->iphoffset[i];
2781
2782 /* SQPTR */
2783 /* Size varies with number of Tx queues */
2784 ugeth->send_q_mem_reg_offset =
2785 qe_muram_alloc(ug_info->numQueuesTx *
2786 sizeof(struct ucc_geth_send_queue_qd),
2787 UCC_GETH_SEND_QUEUE_QUEUE_DESCRIPTOR_ALIGNMENT);
2788 if (IS_ERR_VALUE(ugeth->send_q_mem_reg_offset)) {
2789 if (netif_msg_ifup(ugeth))
2790 ugeth_err
2791 ("%s: Can not allocate DPRAM memory for p_send_q_mem_reg.",
2792 __FUNCTION__);
2793 ucc_geth_memclean(ugeth);
2794 return -ENOMEM;
2795 }
2796
2797 ugeth->p_send_q_mem_reg =
2798 (struct ucc_geth_send_queue_mem_region *) qe_muram_addr(ugeth->
2799 send_q_mem_reg_offset);
2800 out_be32(&ugeth->p_tx_glbl_pram->sqptr, ugeth->send_q_mem_reg_offset);
2801
2802 /* Setup the table */
2803 /* Assume BD rings are already established */
2804 for (i = 0; i < ug_info->numQueuesTx; i++) {
2805 endOfRing =
2806 ugeth->p_tx_bd_ring[i] + (ug_info->bdRingLenTx[i] -
2807 1) * sizeof(struct qe_bd);
2808 if (ugeth->ug_info->uf_info.bd_mem_part == MEM_PART_SYSTEM) {
2809 out_be32(&ugeth->p_send_q_mem_reg->sqqd[i].bd_ring_base,
2810 (u32) virt_to_phys(ugeth->p_tx_bd_ring[i]));
2811 out_be32(&ugeth->p_send_q_mem_reg->sqqd[i].
2812 last_bd_completed_address,
2813 (u32) virt_to_phys(endOfRing));
2814 } else if (ugeth->ug_info->uf_info.bd_mem_part ==
2815 MEM_PART_MURAM) {
2816 out_be32(&ugeth->p_send_q_mem_reg->sqqd[i].bd_ring_base,
2817 (u32) immrbar_virt_to_phys(ugeth->
2818 p_tx_bd_ring[i]));
2819 out_be32(&ugeth->p_send_q_mem_reg->sqqd[i].
2820 last_bd_completed_address,
2821 (u32) immrbar_virt_to_phys(endOfRing));
2822 }
2823 }
2824
2825 /* schedulerbasepointer */
2826
2827 if (ug_info->numQueuesTx > 1) {
2828 /* scheduler exists only if more than 1 tx queue */
2829 ugeth->scheduler_offset =
2830 qe_muram_alloc(sizeof(struct ucc_geth_scheduler),
2831 UCC_GETH_SCHEDULER_ALIGNMENT);
2832 if (IS_ERR_VALUE(ugeth->scheduler_offset)) {
2833 if (netif_msg_ifup(ugeth))
2834 ugeth_err
2835 ("%s: Can not allocate DPRAM memory for p_scheduler.",
2836 __FUNCTION__);
2837 ucc_geth_memclean(ugeth);
2838 return -ENOMEM;
2839 }
2840
2841 ugeth->p_scheduler =
2842 (struct ucc_geth_scheduler *) qe_muram_addr(ugeth->
2843 scheduler_offset);
2844 out_be32(&ugeth->p_tx_glbl_pram->schedulerbasepointer,
2845 ugeth->scheduler_offset);
2846 /* Zero out p_scheduler */
2847 memset(ugeth->p_scheduler, 0, sizeof(struct ucc_geth_scheduler));
2848
2849 /* Set values in scheduler */
2850 out_be32(&ugeth->p_scheduler->mblinterval,
2851 ug_info->mblinterval);
2852 out_be16(&ugeth->p_scheduler->nortsrbytetime,
2853 ug_info->nortsrbytetime);
2854 ugeth->p_scheduler->fracsiz = ug_info->fracsiz;
2855 ugeth->p_scheduler->strictpriorityq = ug_info->strictpriorityq;
2856 ugeth->p_scheduler->txasap = ug_info->txasap;
2857 ugeth->p_scheduler->extrabw = ug_info->extrabw;
2858 for (i = 0; i < NUM_TX_QUEUES; i++)
2859 ugeth->p_scheduler->weightfactor[i] =
2860 ug_info->weightfactor[i];
2861
2862 /* Set pointers to cpucount registers in scheduler */
2863 ugeth->p_cpucount[0] = &(ugeth->p_scheduler->cpucount0);
2864 ugeth->p_cpucount[1] = &(ugeth->p_scheduler->cpucount1);
2865 ugeth->p_cpucount[2] = &(ugeth->p_scheduler->cpucount2);
2866 ugeth->p_cpucount[3] = &(ugeth->p_scheduler->cpucount3);
2867 ugeth->p_cpucount[4] = &(ugeth->p_scheduler->cpucount4);
2868 ugeth->p_cpucount[5] = &(ugeth->p_scheduler->cpucount5);
2869 ugeth->p_cpucount[6] = &(ugeth->p_scheduler->cpucount6);
2870 ugeth->p_cpucount[7] = &(ugeth->p_scheduler->cpucount7);
2871 }
2872
2873 /* schedulerbasepointer */
2874 /* TxRMON_PTR (statistics) */
2875 if (ug_info->
2876 statisticsMode & UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_TX) {
2877 ugeth->tx_fw_statistics_pram_offset =
2878 qe_muram_alloc(sizeof
2879 (struct ucc_geth_tx_firmware_statistics_pram),
2880 UCC_GETH_TX_STATISTICS_ALIGNMENT);
2881 if (IS_ERR_VALUE(ugeth->tx_fw_statistics_pram_offset)) {
2882 if (netif_msg_ifup(ugeth))
2883 ugeth_err
2884 ("%s: Can not allocate DPRAM memory for"
2885 " p_tx_fw_statistics_pram.",
2886 __FUNCTION__);
2887 ucc_geth_memclean(ugeth);
2888 return -ENOMEM;
2889 }
2890 ugeth->p_tx_fw_statistics_pram =
2891 (struct ucc_geth_tx_firmware_statistics_pram *)
2892 qe_muram_addr(ugeth->tx_fw_statistics_pram_offset);
2893 /* Zero out p_tx_fw_statistics_pram */
2894 memset(ugeth->p_tx_fw_statistics_pram,
2895 0, sizeof(struct ucc_geth_tx_firmware_statistics_pram));
2896 }
2897
2898 /* temoder */
2899 /* Already has speed set */
2900
2901 if (ug_info->numQueuesTx > 1)
2902 temoder |= TEMODER_SCHEDULER_ENABLE;
2903 if (ug_info->ipCheckSumGenerate)
2904 temoder |= TEMODER_IP_CHECKSUM_GENERATE;
2905 temoder |= ((ug_info->numQueuesTx - 1) << TEMODER_NUM_OF_QUEUES_SHIFT);
2906 out_be16(&ugeth->p_tx_glbl_pram->temoder, temoder);
2907
2908 test = in_be16(&ugeth->p_tx_glbl_pram->temoder);
2909
2910 /* Function code register value to be used later */
2911 function_code = UCC_BMR_BO_BE | UCC_BMR_GBL;
2912 /* Required for QE */
2913
2914 /* function code register */
2915 out_be32(&ugeth->p_tx_glbl_pram->tstate, ((u32) function_code) << 24);
2916
2917 /* Rx global PRAM */
2918 /* Allocate global rx parameter RAM page */
2919 ugeth->rx_glbl_pram_offset =
2920 qe_muram_alloc(sizeof(struct ucc_geth_rx_global_pram),
2921 UCC_GETH_RX_GLOBAL_PRAM_ALIGNMENT);
2922 if (IS_ERR_VALUE(ugeth->rx_glbl_pram_offset)) {
2923 if (netif_msg_ifup(ugeth))
2924 ugeth_err
2925 ("%s: Can not allocate DPRAM memory for p_rx_glbl_pram.",
2926 __FUNCTION__);
2927 ucc_geth_memclean(ugeth);
2928 return -ENOMEM;
2929 }
2930 ugeth->p_rx_glbl_pram =
2931 (struct ucc_geth_rx_global_pram *) qe_muram_addr(ugeth->
2932 rx_glbl_pram_offset);
2933 /* Zero out p_rx_glbl_pram */
2934 memset(ugeth->p_rx_glbl_pram, 0, sizeof(struct ucc_geth_rx_global_pram));
2935
2936 /* Fill global PRAM */
2937
2938 /* RQPTR */
2939 /* Size varies with number of Rx threads */
2940 ugeth->thread_dat_rx_offset =
2941 qe_muram_alloc(numThreadsRxNumerical *
2942 sizeof(struct ucc_geth_thread_data_rx),
2943 UCC_GETH_THREAD_DATA_ALIGNMENT);
2944 if (IS_ERR_VALUE(ugeth->thread_dat_rx_offset)) {
2945 if (netif_msg_ifup(ugeth))
2946 ugeth_err
2947 ("%s: Can not allocate DPRAM memory for p_thread_data_rx.",
2948 __FUNCTION__);
2949 ucc_geth_memclean(ugeth);
2950 return -ENOMEM;
2951 }
2952
2953 ugeth->p_thread_data_rx =
2954 (struct ucc_geth_thread_data_rx *) qe_muram_addr(ugeth->
2955 thread_dat_rx_offset);
2956 out_be32(&ugeth->p_rx_glbl_pram->rqptr, ugeth->thread_dat_rx_offset);
2957
2958 /* typeorlen */
2959 out_be16(&ugeth->p_rx_glbl_pram->typeorlen, ug_info->typeorlen);
2960
2961 /* rxrmonbaseptr (statistics) */
2962 if (ug_info->
2963 statisticsMode & UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_RX) {
2964 ugeth->rx_fw_statistics_pram_offset =
2965 qe_muram_alloc(sizeof
2966 (struct ucc_geth_rx_firmware_statistics_pram),
2967 UCC_GETH_RX_STATISTICS_ALIGNMENT);
2968 if (IS_ERR_VALUE(ugeth->rx_fw_statistics_pram_offset)) {
2969 if (netif_msg_ifup(ugeth))
2970 ugeth_err
2971 ("%s: Can not allocate DPRAM memory for"
2972 " p_rx_fw_statistics_pram.", __FUNCTION__);
2973 ucc_geth_memclean(ugeth);
2974 return -ENOMEM;
2975 }
2976 ugeth->p_rx_fw_statistics_pram =
2977 (struct ucc_geth_rx_firmware_statistics_pram *)
2978 qe_muram_addr(ugeth->rx_fw_statistics_pram_offset);
2979 /* Zero out p_rx_fw_statistics_pram */
2980 memset(ugeth->p_rx_fw_statistics_pram, 0,
2981 sizeof(struct ucc_geth_rx_firmware_statistics_pram));
2982 }
2983
2984 /* intCoalescingPtr */
2985
2986 /* Size varies with number of Rx queues */
2987 ugeth->rx_irq_coalescing_tbl_offset =
2988 qe_muram_alloc(ug_info->numQueuesRx *
2989 sizeof(struct ucc_geth_rx_interrupt_coalescing_entry)
2990 + 4, UCC_GETH_RX_INTERRUPT_COALESCING_ALIGNMENT);
2991 if (IS_ERR_VALUE(ugeth->rx_irq_coalescing_tbl_offset)) {
2992 if (netif_msg_ifup(ugeth))
2993 ugeth_err
2994 ("%s: Can not allocate DPRAM memory for"
2995 " p_rx_irq_coalescing_tbl.", __FUNCTION__);
2996 ucc_geth_memclean(ugeth);
2997 return -ENOMEM;
2998 }
2999
3000 ugeth->p_rx_irq_coalescing_tbl =
3001 (struct ucc_geth_rx_interrupt_coalescing_table *)
3002 qe_muram_addr(ugeth->rx_irq_coalescing_tbl_offset);
3003 out_be32(&ugeth->p_rx_glbl_pram->intcoalescingptr,
3004 ugeth->rx_irq_coalescing_tbl_offset);
3005
3006 /* Fill interrupt coalescing table */
3007 for (i = 0; i < ug_info->numQueuesRx; i++) {
3008 out_be32(&ugeth->p_rx_irq_coalescing_tbl->coalescingentry[i].
3009 interruptcoalescingmaxvalue,
3010 ug_info->interruptcoalescingmaxvalue[i]);
3011 out_be32(&ugeth->p_rx_irq_coalescing_tbl->coalescingentry[i].
3012 interruptcoalescingcounter,
3013 ug_info->interruptcoalescingmaxvalue[i]);
3014 }
3015
3016 /* MRBLR */
3017 init_max_rx_buff_len(uf_info->max_rx_buf_length,
3018 &ugeth->p_rx_glbl_pram->mrblr);
3019 /* MFLR */
3020 out_be16(&ugeth->p_rx_glbl_pram->mflr, ug_info->maxFrameLength);
3021 /* MINFLR */
3022 init_min_frame_len(ug_info->minFrameLength,
3023 &ugeth->p_rx_glbl_pram->minflr,
3024 &ugeth->p_rx_glbl_pram->mrblr);
3025 /* MAXD1 */
3026 out_be16(&ugeth->p_rx_glbl_pram->maxd1, ug_info->maxD1Length);
3027 /* MAXD2 */
3028 out_be16(&ugeth->p_rx_glbl_pram->maxd2, ug_info->maxD2Length);
3029
3030 /* l2qt */
3031 l2qt = 0;
3032 for (i = 0; i < UCC_GETH_VLAN_PRIORITY_MAX; i++)
3033 l2qt |= (ug_info->l2qt[i] << (28 - 4 * i));
3034 out_be32(&ugeth->p_rx_glbl_pram->l2qt, l2qt);
3035
3036 /* l3qt */
3037 for (j = 0; j < UCC_GETH_IP_PRIORITY_MAX; j += 8) {
3038 l3qt = 0;
3039 for (i = 0; i < 8; i++)
3040 l3qt |= (ug_info->l3qt[j + i] << (28 - 4 * i));
3041 out_be32(&ugeth->p_rx_glbl_pram->l3qt[j/8], l3qt);
3042 }
3043
3044 /* vlantype */
3045 out_be16(&ugeth->p_rx_glbl_pram->vlantype, ug_info->vlantype);
3046
3047 /* vlantci */
3048 out_be16(&ugeth->p_rx_glbl_pram->vlantci, ug_info->vlantci);
3049
3050 /* ecamptr */
3051 out_be32(&ugeth->p_rx_glbl_pram->ecamptr, ug_info->ecamptr);
3052
3053 /* RBDQPTR */
3054 /* Size varies with number of Rx queues */
3055 ugeth->rx_bd_qs_tbl_offset =
3056 qe_muram_alloc(ug_info->numQueuesRx *
3057 (sizeof(struct ucc_geth_rx_bd_queues_entry) +
3058 sizeof(struct ucc_geth_rx_prefetched_bds)),
3059 UCC_GETH_RX_BD_QUEUES_ALIGNMENT);
3060 if (IS_ERR_VALUE(ugeth->rx_bd_qs_tbl_offset)) {
3061 if (netif_msg_ifup(ugeth))
3062 ugeth_err
3063 ("%s: Can not allocate DPRAM memory for p_rx_bd_qs_tbl.",
3064 __FUNCTION__);
3065 ucc_geth_memclean(ugeth);
3066 return -ENOMEM;
3067 }
3068
3069 ugeth->p_rx_bd_qs_tbl =
3070 (struct ucc_geth_rx_bd_queues_entry *) qe_muram_addr(ugeth->
3071 rx_bd_qs_tbl_offset);
3072 out_be32(&ugeth->p_rx_glbl_pram->rbdqptr, ugeth->rx_bd_qs_tbl_offset);
3073 /* Zero out p_rx_bd_qs_tbl */
3074 memset(ugeth->p_rx_bd_qs_tbl,
3075 0,
3076 ug_info->numQueuesRx * (sizeof(struct ucc_geth_rx_bd_queues_entry) +
3077 sizeof(struct ucc_geth_rx_prefetched_bds)));
3078
3079 /* Setup the table */
3080 /* Assume BD rings are already established */
3081 for (i = 0; i < ug_info->numQueuesRx; i++) {
3082 if (ugeth->ug_info->uf_info.bd_mem_part == MEM_PART_SYSTEM) {
3083 out_be32(&ugeth->p_rx_bd_qs_tbl[i].externalbdbaseptr,
3084 (u32) virt_to_phys(ugeth->p_rx_bd_ring[i]));
3085 } else if (ugeth->ug_info->uf_info.bd_mem_part ==
3086 MEM_PART_MURAM) {
3087 out_be32(&ugeth->p_rx_bd_qs_tbl[i].externalbdbaseptr,
3088 (u32) immrbar_virt_to_phys(ugeth->
3089 p_rx_bd_ring[i]));
3090 }
3091 /* rest of fields handled by QE */
3092 }
3093
3094 /* remoder */
3095 /* Already has speed set */
3096
3097 if (ugeth->rx_extended_features)
3098 remoder |= REMODER_RX_EXTENDED_FEATURES;
3099 if (ug_info->rxExtendedFiltering)
3100 remoder |= REMODER_RX_EXTENDED_FILTERING;
3101 if (ug_info->dynamicMaxFrameLength)
3102 remoder |= REMODER_DYNAMIC_MAX_FRAME_LENGTH;
3103 if (ug_info->dynamicMinFrameLength)
3104 remoder |= REMODER_DYNAMIC_MIN_FRAME_LENGTH;
3105 remoder |=
3106 ug_info->vlanOperationTagged << REMODER_VLAN_OPERATION_TAGGED_SHIFT;
3107 remoder |=
3108 ug_info->
3109 vlanOperationNonTagged << REMODER_VLAN_OPERATION_NON_TAGGED_SHIFT;
3110 remoder |= ug_info->rxQoSMode << REMODER_RX_QOS_MODE_SHIFT;
3111 remoder |= ((ug_info->numQueuesRx - 1) << REMODER_NUM_OF_QUEUES_SHIFT);
3112 if (ug_info->ipCheckSumCheck)
3113 remoder |= REMODER_IP_CHECKSUM_CHECK;
3114 if (ug_info->ipAddressAlignment)
3115 remoder |= REMODER_IP_ADDRESS_ALIGNMENT;
3116 out_be32(&ugeth->p_rx_glbl_pram->remoder, remoder);
3117
3118 /* Note that this function must be called */
3119 /* ONLY AFTER p_tx_fw_statistics_pram */
3120 /* andp_UccGethRxFirmwareStatisticsPram are allocated ! */
3121 init_firmware_statistics_gathering_mode((ug_info->
3122 statisticsMode &
3123 UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_TX),
3124 (ug_info->statisticsMode &
3125 UCC_GETH_STATISTICS_GATHERING_MODE_FIRMWARE_RX),
3126 &ugeth->p_tx_glbl_pram->txrmonbaseptr,
3127 ugeth->tx_fw_statistics_pram_offset,
3128 &ugeth->p_rx_glbl_pram->rxrmonbaseptr,
3129 ugeth->rx_fw_statistics_pram_offset,
3130 &ugeth->p_tx_glbl_pram->temoder,
3131 &ugeth->p_rx_glbl_pram->remoder);
3132
3133 /* function code register */
3134 ugeth->p_rx_glbl_pram->rstate = function_code;
3135
3136 /* initialize extended filtering */
3137 if (ug_info->rxExtendedFiltering) {
3138 if (!ug_info->extendedFilteringChainPointer) {
3139 if (netif_msg_ifup(ugeth))
3140 ugeth_err("%s: Null Extended Filtering Chain Pointer.",
3141 __FUNCTION__);
3142 ucc_geth_memclean(ugeth);
3143 return -EINVAL;
3144 }
3145
3146 /* Allocate memory for extended filtering Mode Global
3147 Parameters */
3148 ugeth->exf_glbl_param_offset =
3149 qe_muram_alloc(sizeof(struct ucc_geth_exf_global_pram),
3150 UCC_GETH_RX_EXTENDED_FILTERING_GLOBAL_PARAMETERS_ALIGNMENT);
3151 if (IS_ERR_VALUE(ugeth->exf_glbl_param_offset)) {
3152 if (netif_msg_ifup(ugeth))
3153 ugeth_err
3154 ("%s: Can not allocate DPRAM memory for"
3155 " p_exf_glbl_param.", __FUNCTION__);
3156 ucc_geth_memclean(ugeth);
3157 return -ENOMEM;
3158 }
3159
3160 ugeth->p_exf_glbl_param =
3161 (struct ucc_geth_exf_global_pram *) qe_muram_addr(ugeth->
3162 exf_glbl_param_offset);
3163 out_be32(&ugeth->p_rx_glbl_pram->exfGlobalParam,
3164 ugeth->exf_glbl_param_offset);
3165 out_be32(&ugeth->p_exf_glbl_param->l2pcdptr,
3166 (u32) ug_info->extendedFilteringChainPointer);
3167
3168 } else { /* initialize 82xx style address filtering */
3169
3170 /* Init individual address recognition registers to disabled */
3171
3172 for (j = 0; j < NUM_OF_PADDRS; j++)
3173 ugeth_82xx_filtering_clear_addr_in_paddr(ugeth, (u8) j);
3174
3175 p_82xx_addr_filt =
3176 (struct ucc_geth_82xx_address_filtering_pram *) ugeth->
3177 p_rx_glbl_pram->addressfiltering;
3178
3179 ugeth_82xx_filtering_clear_all_addr_in_hash(ugeth,
3180 ENET_ADDR_TYPE_GROUP);
3181 ugeth_82xx_filtering_clear_all_addr_in_hash(ugeth,
3182 ENET_ADDR_TYPE_INDIVIDUAL);
3183 }
3184
3185 /*
3186 * Initialize UCC at QE level
3187 */
3188
3189 command = QE_INIT_TX_RX;
3190
3191 /* Allocate shadow InitEnet command parameter structure.
3192 * This is needed because after the InitEnet command is executed,
3193 * the structure in DPRAM is released, because DPRAM is a premium
3194 * resource.
3195 * This shadow structure keeps a copy of what was done so that the
3196 * allocated resources can be released when the channel is freed.
3197 */
3198 if (!(ugeth->p_init_enet_param_shadow =
3199 kmalloc(sizeof(struct ucc_geth_init_pram), GFP_KERNEL))) {
3200 if (netif_msg_ifup(ugeth))
3201 ugeth_err
3202 ("%s: Can not allocate memory for"
3203 " p_UccInitEnetParamShadows.", __FUNCTION__);
3204 ucc_geth_memclean(ugeth);
3205 return -ENOMEM;
3206 }
3207 /* Zero out *p_init_enet_param_shadow */
3208 memset((char *)ugeth->p_init_enet_param_shadow,
3209 0, sizeof(struct ucc_geth_init_pram));
3210
3211 /* Fill shadow InitEnet command parameter structure */
3212
3213 ugeth->p_init_enet_param_shadow->resinit1 =
3214 ENET_INIT_PARAM_MAGIC_RES_INIT1;
3215 ugeth->p_init_enet_param_shadow->resinit2 =
3216 ENET_INIT_PARAM_MAGIC_RES_INIT2;
3217 ugeth->p_init_enet_param_shadow->resinit3 =
3218 ENET_INIT_PARAM_MAGIC_RES_INIT3;
3219 ugeth->p_init_enet_param_shadow->resinit4 =
3220 ENET_INIT_PARAM_MAGIC_RES_INIT4;
3221 ugeth->p_init_enet_param_shadow->resinit5 =
3222 ENET_INIT_PARAM_MAGIC_RES_INIT5;
3223 ugeth->p_init_enet_param_shadow->rgftgfrxglobal |=
3224 ((u32) ug_info->numThreadsRx) << ENET_INIT_PARAM_RGF_SHIFT;
3225 ugeth->p_init_enet_param_shadow->rgftgfrxglobal |=
3226 ((u32) ug_info->numThreadsTx) << ENET_INIT_PARAM_TGF_SHIFT;
3227
3228 ugeth->p_init_enet_param_shadow->rgftgfrxglobal |=
3229 ugeth->rx_glbl_pram_offset | ug_info->riscRx;
3230 if ((ug_info->largestexternallookupkeysize !=
3231 QE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_NONE)
3232 && (ug_info->largestexternallookupkeysize !=
3233 QE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_8_BYTES)
3234 && (ug_info->largestexternallookupkeysize !=
3235 QE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_16_BYTES)) {
3236 if (netif_msg_ifup(ugeth))
3237 ugeth_err("%s: Invalid largest External Lookup Key Size.",
3238 __FUNCTION__);
3239 ucc_geth_memclean(ugeth);
3240 return -EINVAL;
3241 }
3242 ugeth->p_init_enet_param_shadow->largestexternallookupkeysize =
3243 ug_info->largestexternallookupkeysize;
3244 size = sizeof(struct ucc_geth_thread_rx_pram);
3245 if (ug_info->rxExtendedFiltering) {
3246 size += THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING;
3247 if (ug_info->largestexternallookupkeysize ==
3248 QE_FLTR_TABLE_LOOKUP_KEY_SIZE_8_BYTES)
3249 size +=
3250 THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING_8;
3251 if (ug_info->largestexternallookupkeysize ==
3252 QE_FLTR_TABLE_LOOKUP_KEY_SIZE_16_BYTES)
3253 size +=
3254 THREAD_RX_PRAM_ADDITIONAL_FOR_EXTENDED_FILTERING_16;
3255 }
3256
3257 if ((ret_val = fill_init_enet_entries(ugeth, &(ugeth->
3258 p_init_enet_param_shadow->rxthread[0]),
3259 (u8) (numThreadsRxNumerical + 1)
3260 /* Rx needs one extra for terminator */
3261 , size, UCC_GETH_THREAD_RX_PRAM_ALIGNMENT,
3262 ug_info->riscRx, 1)) != 0) {
3263 if (netif_msg_ifup(ugeth))
3264 ugeth_err("%s: Can not fill p_init_enet_param_shadow.",
3265 __FUNCTION__);
3266 ucc_geth_memclean(ugeth);
3267 return ret_val;
3268 }
3269
3270 ugeth->p_init_enet_param_shadow->txglobal =
3271 ugeth->tx_glbl_pram_offset | ug_info->riscTx;
3272 if ((ret_val =
3273 fill_init_enet_entries(ugeth,
3274 &(ugeth->p_init_enet_param_shadow->
3275 txthread[0]), numThreadsTxNumerical,
3276 sizeof(struct ucc_geth_thread_tx_pram),
3277 UCC_GETH_THREAD_TX_PRAM_ALIGNMENT,
3278 ug_info->riscTx, 0)) != 0) {
3279 if (netif_msg_ifup(ugeth))
3280 ugeth_err("%s: Can not fill p_init_enet_param_shadow.",
3281 __FUNCTION__);
3282 ucc_geth_memclean(ugeth);
3283 return ret_val;
3284 }
3285
3286 /* Load Rx bds with buffers */
3287 for (i = 0; i < ug_info->numQueuesRx; i++) {
3288 if ((ret_val = rx_bd_buffer_set(ugeth, (u8) i)) != 0) {
3289 if (netif_msg_ifup(ugeth))
3290 ugeth_err("%s: Can not fill Rx bds with buffers.",
3291 __FUNCTION__);
3292 ucc_geth_memclean(ugeth);
3293 return ret_val;
3294 }
3295 }
3296
3297 /* Allocate InitEnet command parameter structure */
3298 init_enet_pram_offset = qe_muram_alloc(sizeof(struct ucc_geth_init_pram), 4);
3299 if (IS_ERR_VALUE(init_enet_pram_offset)) {
3300 if (netif_msg_ifup(ugeth))
3301 ugeth_err
3302 ("%s: Can not allocate DPRAM memory for p_init_enet_pram.",
3303 __FUNCTION__);
3304 ucc_geth_memclean(ugeth);
3305 return -ENOMEM;
3306 }
3307 p_init_enet_pram =
3308 (struct ucc_geth_init_pram *) qe_muram_addr(init_enet_pram_offset);
3309
3310 /* Copy shadow InitEnet command parameter structure into PRAM */
3311 p_init_enet_pram->resinit1 = ugeth->p_init_enet_param_shadow->resinit1;
3312 p_init_enet_pram->resinit2 = ugeth->p_init_enet_param_shadow->resinit2;
3313 p_init_enet_pram->resinit3 = ugeth->p_init_enet_param_shadow->resinit3;
3314 p_init_enet_pram->resinit4 = ugeth->p_init_enet_param_shadow->resinit4;
3315 out_be16(&p_init_enet_pram->resinit5,
3316 ugeth->p_init_enet_param_shadow->resinit5);
3317 p_init_enet_pram->largestexternallookupkeysize =
3318 ugeth->p_init_enet_param_shadow->largestexternallookupkeysize;
3319 out_be32(&p_init_enet_pram->rgftgfrxglobal,
3320 ugeth->p_init_enet_param_shadow->rgftgfrxglobal);
3321 for (i = 0; i < ENET_INIT_PARAM_MAX_ENTRIES_RX; i++)
3322 out_be32(&p_init_enet_pram->rxthread[i],
3323 ugeth->p_init_enet_param_shadow->rxthread[i]);
3324 out_be32(&p_init_enet_pram->txglobal,
3325 ugeth->p_init_enet_param_shadow->txglobal);
3326 for (i = 0; i < ENET_INIT_PARAM_MAX_ENTRIES_TX; i++)
3327 out_be32(&p_init_enet_pram->txthread[i],
3328 ugeth->p_init_enet_param_shadow->txthread[i]);
3329
3330 /* Issue QE command */
3331 cecr_subblock =
3332 ucc_fast_get_qe_cr_subblock(ugeth->ug_info->uf_info.ucc_num);
3333 qe_issue_cmd(command, cecr_subblock, QE_CR_PROTOCOL_ETHERNET,
3334 init_enet_pram_offset);
3335
3336 /* Free InitEnet command parameter */
3337 qe_muram_free(init_enet_pram_offset);
3338
3339 return 0;
3340 }
3341
3342 /* ucc_geth_timeout gets called when a packet has not been
3343 * transmitted after a set amount of time.
3344 * For now, assume that clearing out all the structures, and
3345 * starting over will fix the problem. */
3346 static void ucc_geth_timeout(struct net_device *dev)
3347 {
3348 struct ucc_geth_private *ugeth = netdev_priv(dev);
3349
3350 ugeth_vdbg("%s: IN", __FUNCTION__);
3351
3352 dev->stats.tx_errors++;
3353
3354 ugeth_dump_regs(ugeth);
3355
3356 if (dev->flags & IFF_UP) {
3357 ucc_geth_stop(ugeth);
3358 ucc_geth_startup(ugeth);
3359 }
3360
3361 netif_schedule(dev);
3362 }
3363
3364 /* This is called by the kernel when a frame is ready for transmission. */
3365 /* It is pointed to by the dev->hard_start_xmit function pointer */
3366 static int ucc_geth_start_xmit(struct sk_buff *skb, struct net_device *dev)
3367 {
3368 struct ucc_geth_private *ugeth = netdev_priv(dev);
3369 #ifdef CONFIG_UGETH_TX_ON_DEMAND
3370 struct ucc_fast_private *uccf;
3371 #endif
3372 u8 *bd; /* BD pointer */
3373 u32 bd_status;
3374 u8 txQ = 0;
3375
3376 ugeth_vdbg("%s: IN", __FUNCTION__);
3377
3378 spin_lock_irq(&ugeth->lock);
3379
3380 dev->stats.tx_bytes += skb->len;
3381
3382 /* Start from the next BD that should be filled */
3383 bd = ugeth->txBd[txQ];
3384 bd_status = in_be32((u32 *)bd);
3385 /* Save the skb pointer so we can free it later */
3386 ugeth->tx_skbuff[txQ][ugeth->skb_curtx[txQ]] = skb;
3387
3388 /* Update the current skb pointer (wrapping if this was the last) */
3389 ugeth->skb_curtx[txQ] =
3390 (ugeth->skb_curtx[txQ] +
3391 1) & TX_RING_MOD_MASK(ugeth->ug_info->bdRingLenTx[txQ]);
3392
3393 /* set up the buffer descriptor */
3394 out_be32(&((struct qe_bd *)bd)->buf,
3395 dma_map_single(NULL, skb->data, skb->len, DMA_TO_DEVICE));
3396
3397 /* printk(KERN_DEBUG"skb->data is 0x%x\n",skb->data); */
3398
3399 bd_status = (bd_status & T_W) | T_R | T_I | T_L | skb->len;
3400
3401 /* set bd status and length */
3402 out_be32((u32 *)bd, bd_status);
3403
3404 dev->trans_start = jiffies;
3405
3406 /* Move to next BD in the ring */
3407 if (!(bd_status & T_W))
3408 bd += sizeof(struct qe_bd);
3409 else
3410 bd = ugeth->p_tx_bd_ring[txQ];
3411
3412 /* If the next BD still needs to be cleaned up, then the bds
3413 are full. We need to tell the kernel to stop sending us stuff. */
3414 if (bd == ugeth->confBd[txQ]) {
3415 if (!netif_queue_stopped(dev))
3416 netif_stop_queue(dev);
3417 }
3418
3419 ugeth->txBd[txQ] = bd;
3420
3421 if (ugeth->p_scheduler) {
3422 ugeth->cpucount[txQ]++;
3423 /* Indicate to QE that there are more Tx bds ready for
3424 transmission */
3425 /* This is done by writing a running counter of the bd
3426 count to the scheduler PRAM. */
3427 out_be16(ugeth->p_cpucount[txQ], ugeth->cpucount[txQ]);
3428 }
3429
3430 #ifdef CONFIG_UGETH_TX_ON_DEMAND
3431 uccf = ugeth->uccf;
3432 out_be16(uccf->p_utodr, UCC_FAST_TOD);
3433 #endif
3434 spin_unlock_irq(&ugeth->lock);
3435
3436 return 0;
3437 }
3438
3439 static int ucc_geth_rx(struct ucc_geth_private *ugeth, u8 rxQ, int rx_work_limit)
3440 {
3441 struct sk_buff *skb;
3442 u8 *bd;
3443 u16 length, howmany = 0;
3444 u32 bd_status;
3445 u8 *bdBuffer;
3446 struct net_device * dev;
3447
3448 ugeth_vdbg("%s: IN", __FUNCTION__);
3449
3450 dev = ugeth->dev;
3451
3452 /* collect received buffers */
3453 bd = ugeth->rxBd[rxQ];
3454
3455 bd_status = in_be32((u32 *)bd);
3456
3457 /* while there are received buffers and BD is full (~R_E) */
3458 while (!((bd_status & (R_E)) || (--rx_work_limit < 0))) {
3459 bdBuffer = (u8 *) in_be32(&((struct qe_bd *)bd)->buf);
3460 length = (u16) ((bd_status & BD_LENGTH_MASK) - 4);
3461 skb = ugeth->rx_skbuff[rxQ][ugeth->skb_currx[rxQ]];
3462
3463 /* determine whether buffer is first, last, first and last
3464 (single buffer frame) or middle (not first and not last) */
3465 if (!skb ||
3466 (!(bd_status & (R_F | R_L))) ||
3467 (bd_status & R_ERRORS_FATAL)) {
3468 if (netif_msg_rx_err(ugeth))
3469 ugeth_err("%s, %d: ERROR!!! skb - 0x%08x",
3470 __FUNCTION__, __LINE__, (u32) skb);
3471 if (skb)
3472 dev_kfree_skb_any(skb);
3473
3474 ugeth->rx_skbuff[rxQ][ugeth->skb_currx[rxQ]] = NULL;
3475 dev->stats.rx_dropped++;
3476 } else {
3477 dev->stats.rx_packets++;
3478 howmany++;
3479
3480 /* Prep the skb for the packet */
3481 skb_put(skb, length);
3482
3483 /* Tell the skb what kind of packet this is */
3484 skb->protocol = eth_type_trans(skb, ugeth->dev);
3485
3486 dev->stats.rx_bytes += length;
3487 /* Send the packet up the stack */
3488 #ifdef CONFIG_UGETH_NAPI
3489 netif_receive_skb(skb);
3490 #else
3491 netif_rx(skb);
3492 #endif /* CONFIG_UGETH_NAPI */
3493 }
3494
3495 ugeth->dev->last_rx = jiffies;
3496
3497 skb = get_new_skb(ugeth, bd);
3498 if (!skb) {
3499 if (netif_msg_rx_err(ugeth))
3500 ugeth_warn("%s: No Rx Data Buffer", __FUNCTION__);
3501 dev->stats.rx_dropped++;
3502 break;
3503 }
3504
3505 ugeth->rx_skbuff[rxQ][ugeth->skb_currx[rxQ]] = skb;
3506
3507 /* update to point at the next skb */
3508 ugeth->skb_currx[rxQ] =
3509 (ugeth->skb_currx[rxQ] +
3510 1) & RX_RING_MOD_MASK(ugeth->ug_info->bdRingLenRx[rxQ]);
3511
3512 if (bd_status & R_W)
3513 bd = ugeth->p_rx_bd_ring[rxQ];
3514 else
3515 bd += sizeof(struct qe_bd);
3516
3517 bd_status = in_be32((u32 *)bd);
3518 }
3519
3520 ugeth->rxBd[rxQ] = bd;
3521 return howmany;
3522 }
3523
3524 static int ucc_geth_tx(struct net_device *dev, u8 txQ)
3525 {
3526 /* Start from the next BD that should be filled */
3527 struct ucc_geth_private *ugeth = netdev_priv(dev);
3528 u8 *bd; /* BD pointer */
3529 u32 bd_status;
3530
3531 bd = ugeth->confBd[txQ];
3532 bd_status = in_be32((u32 *)bd);
3533
3534 /* Normal processing. */
3535 while ((bd_status & T_R) == 0) {
3536 /* BD contains already transmitted buffer. */
3537 /* Handle the transmitted buffer and release */
3538 /* the BD to be used with the current frame */
3539
3540 if ((bd == ugeth->txBd[txQ]) && (netif_queue_stopped(dev) == 0))
3541 break;
3542
3543 dev->stats.tx_packets++;
3544
3545 /* Free the sk buffer associated with this TxBD */
3546 dev_kfree_skb_irq(ugeth->
3547 tx_skbuff[txQ][ugeth->skb_dirtytx[txQ]]);
3548 ugeth->tx_skbuff[txQ][ugeth->skb_dirtytx[txQ]] = NULL;
3549 ugeth->skb_dirtytx[txQ] =
3550 (ugeth->skb_dirtytx[txQ] +
3551 1) & TX_RING_MOD_MASK(ugeth->ug_info->bdRingLenTx[txQ]);
3552
3553 /* We freed a buffer, so now we can restart transmission */
3554 if (netif_queue_stopped(dev))
3555 netif_wake_queue(dev);
3556
3557 /* Advance the confirmation BD pointer */
3558 if (!(bd_status & T_W))
3559 bd += sizeof(struct qe_bd);
3560 else
3561 bd = ugeth->p_tx_bd_ring[txQ];
3562 bd_status = in_be32((u32 *)bd);
3563 }
3564 ugeth->confBd[txQ] = bd;
3565 return 0;
3566 }
3567
3568 #ifdef CONFIG_UGETH_NAPI
3569 static int ucc_geth_poll(struct napi_struct *napi, int budget)
3570 {
3571 struct ucc_geth_private *ugeth = container_of(napi, struct ucc_geth_private, napi);
3572 struct net_device *dev = ugeth->dev;
3573 struct ucc_geth_info *ug_info;
3574 int howmany, i;
3575
3576 ug_info = ugeth->ug_info;
3577
3578 howmany = 0;
3579 for (i = 0; i < ug_info->numQueuesRx; i++)
3580 howmany += ucc_geth_rx(ugeth, i, budget - howmany);
3581
3582 if (howmany < budget) {
3583 struct ucc_fast_private *uccf;
3584 u32 uccm;
3585
3586 netif_rx_complete(dev, napi);
3587 uccf = ugeth->uccf;
3588 uccm = in_be32(uccf->p_uccm);
3589 uccm |= UCCE_RX_EVENTS;
3590 out_be32(uccf->p_uccm, uccm);
3591 }
3592
3593 return howmany;
3594 }
3595 #endif /* CONFIG_UGETH_NAPI */
3596
3597 static irqreturn_t ucc_geth_irq_handler(int irq, void *info)
3598 {
3599 struct net_device *dev = info;
3600 struct ucc_geth_private *ugeth = netdev_priv(dev);
3601 struct ucc_fast_private *uccf;
3602 struct ucc_geth_info *ug_info;
3603 register u32 ucce;
3604 register u32 uccm;
3605 #ifndef CONFIG_UGETH_NAPI
3606 register u32 rx_mask;
3607 #endif
3608 register u32 tx_mask;
3609 u8 i;
3610
3611 ugeth_vdbg("%s: IN", __FUNCTION__);
3612
3613 if (!ugeth)
3614 return IRQ_NONE;
3615
3616 uccf = ugeth->uccf;
3617 ug_info = ugeth->ug_info;
3618
3619 /* read and clear events */
3620 ucce = (u32) in_be32(uccf->p_ucce);
3621 uccm = (u32) in_be32(uccf->p_uccm);
3622 ucce &= uccm;
3623 out_be32(uccf->p_ucce, ucce);
3624
3625 /* check for receive events that require processing */
3626 if (ucce & UCCE_RX_EVENTS) {
3627 #ifdef CONFIG_UGETH_NAPI
3628 if (netif_rx_schedule_prep(dev, &ugeth->napi)) {
3629 uccm &= ~UCCE_RX_EVENTS;
3630 out_be32(uccf->p_uccm, uccm);
3631 __netif_rx_schedule(dev, &ugeth->napi);
3632 }
3633 #else
3634 rx_mask = UCCE_RXBF_SINGLE_MASK;
3635 for (i = 0; i < ug_info->numQueuesRx; i++) {
3636 if (ucce & rx_mask)
3637 ucc_geth_rx(ugeth, i, (int)ugeth->ug_info->bdRingLenRx[i]);
3638 ucce &= ~rx_mask;
3639 rx_mask <<= 1;
3640 }
3641 #endif /* CONFIG_UGETH_NAPI */
3642 }
3643
3644 /* Tx event processing */
3645 if (ucce & UCCE_TX_EVENTS) {
3646 spin_lock(&ugeth->lock);
3647 tx_mask = UCCE_TXBF_SINGLE_MASK;
3648 for (i = 0; i < ug_info->numQueuesTx; i++) {
3649 if (ucce & tx_mask)
3650 ucc_geth_tx(dev, i);
3651 ucce &= ~tx_mask;
3652 tx_mask <<= 1;
3653 }
3654 spin_unlock(&ugeth->lock);
3655 }
3656
3657 /* Errors and other events */
3658 if (ucce & UCCE_OTHER) {
3659 if (ucce & UCCE_BSY) {
3660 dev->stats.rx_errors++;
3661 }
3662 if (ucce & UCCE_TXE) {
3663 dev->stats.tx_errors++;
3664 }
3665 }
3666
3667 return IRQ_HANDLED;
3668 }
3669
3670 /* Called when something needs to use the ethernet device */
3671 /* Returns 0 for success. */
3672 static int ucc_geth_open(struct net_device *dev)
3673 {
3674 struct ucc_geth_private *ugeth = netdev_priv(dev);
3675 int err;
3676
3677 ugeth_vdbg("%s: IN", __FUNCTION__);
3678
3679 /* Test station address */
3680 if (dev->dev_addr[0] & ENET_GROUP_ADDR) {
3681 if (netif_msg_ifup(ugeth))
3682 ugeth_err("%s: Multicast address used for station address"
3683 " - is this what you wanted?", __FUNCTION__);
3684 return -EINVAL;
3685 }
3686
3687 err = ucc_struct_init(ugeth);
3688 if (err) {
3689 if (netif_msg_ifup(ugeth))
3690 ugeth_err("%s: Cannot configure internal struct, aborting.", dev->name);
3691 return err;
3692 }
3693
3694 #ifdef CONFIG_UGETH_NAPI
3695 napi_enable(&ugeth->napi);
3696 #endif
3697 err = ucc_geth_startup(ugeth);
3698 if (err) {
3699 if (netif_msg_ifup(ugeth))
3700 ugeth_err("%s: Cannot configure net device, aborting.",
3701 dev->name);
3702 goto out_err;
3703 }
3704
3705 err = adjust_enet_interface(ugeth);
3706 if (err) {
3707 if (netif_msg_ifup(ugeth))
3708 ugeth_err("%s: Cannot configure net device, aborting.",
3709 dev->name);
3710 goto out_err;
3711 }
3712
3713 /* Set MACSTNADDR1, MACSTNADDR2 */
3714 /* For more details see the hardware spec. */
3715 init_mac_station_addr_regs(dev->dev_addr[0],
3716 dev->dev_addr[1],
3717 dev->dev_addr[2],
3718 dev->dev_addr[3],
3719 dev->dev_addr[4],
3720 dev->dev_addr[5],
3721 &ugeth->ug_regs->macstnaddr1,
3722 &ugeth->ug_regs->macstnaddr2);
3723
3724 err = init_phy(dev);
3725 if (err) {
3726 if (netif_msg_ifup(ugeth))
3727 ugeth_err("%s: Cannot initialize PHY, aborting.", dev->name);
3728 goto out_err;
3729 }
3730
3731 phy_start(ugeth->phydev);
3732
3733 err =
3734 request_irq(ugeth->ug_info->uf_info.irq, ucc_geth_irq_handler, 0,
3735 "UCC Geth", dev);
3736 if (err) {
3737 if (netif_msg_ifup(ugeth))
3738 ugeth_err("%s: Cannot get IRQ for net device, aborting.",
3739 dev->name);
3740 ucc_geth_stop(ugeth);
3741 goto out_err;
3742 }
3743
3744 err = ugeth_enable(ugeth, COMM_DIR_RX_AND_TX);
3745 if (err) {
3746 if (netif_msg_ifup(ugeth))
3747 ugeth_err("%s: Cannot enable net device, aborting.", dev->name);
3748 ucc_geth_stop(ugeth);
3749 goto out_err;
3750 }
3751
3752 netif_start_queue(dev);
3753
3754 return err;
3755
3756 out_err:
3757 #ifdef CONFIG_UGETH_NAPI
3758 napi_disable(&ugeth->napi);
3759 #endif
3760 return err;
3761 }
3762
3763 /* Stops the kernel queue, and halts the controller */
3764 static int ucc_geth_close(struct net_device *dev)
3765 {
3766 struct ucc_geth_private *ugeth = netdev_priv(dev);
3767
3768 ugeth_vdbg("%s: IN", __FUNCTION__);
3769
3770 #ifdef CONFIG_UGETH_NAPI
3771 napi_disable(&ugeth->napi);
3772 #endif
3773
3774 ucc_geth_stop(ugeth);
3775
3776 phy_disconnect(ugeth->phydev);
3777 ugeth->phydev = NULL;
3778
3779 netif_stop_queue(dev);
3780
3781 return 0;
3782 }
3783
3784 static phy_interface_t to_phy_interface(const char *phy_connection_type)
3785 {
3786 if (strcasecmp(phy_connection_type, "mii") == 0)
3787 return PHY_INTERFACE_MODE_MII;
3788 if (strcasecmp(phy_connection_type, "gmii") == 0)
3789 return PHY_INTERFACE_MODE_GMII;
3790 if (strcasecmp(phy_connection_type, "tbi") == 0)
3791 return PHY_INTERFACE_MODE_TBI;
3792 if (strcasecmp(phy_connection_type, "rmii") == 0)
3793 return PHY_INTERFACE_MODE_RMII;
3794 if (strcasecmp(phy_connection_type, "rgmii") == 0)
3795 return PHY_INTERFACE_MODE_RGMII;
3796 if (strcasecmp(phy_connection_type, "rgmii-id") == 0)
3797 return PHY_INTERFACE_MODE_RGMII_ID;
3798 if (strcasecmp(phy_connection_type, "rtbi") == 0)
3799 return PHY_INTERFACE_MODE_RTBI;
3800
3801 return PHY_INTERFACE_MODE_MII;
3802 }
3803
3804 static int ucc_geth_probe(struct of_device* ofdev, const struct of_device_id *match)
3805 {
3806 struct device *device = &ofdev->dev;
3807 struct device_node *np = ofdev->node;
3808 struct device_node *mdio;
3809 struct net_device *dev = NULL;
3810 struct ucc_geth_private *ugeth = NULL;
3811 struct ucc_geth_info *ug_info;
3812 struct resource res;
3813 struct device_node *phy;
3814 int err, ucc_num, max_speed = 0;
3815 const phandle *ph;
3816 const unsigned int *prop;
3817 const void *mac_addr;
3818 phy_interface_t phy_interface;
3819 static const int enet_to_speed[] = {
3820 SPEED_10, SPEED_10, SPEED_10,
3821 SPEED_100, SPEED_100, SPEED_100,
3822 SPEED_1000, SPEED_1000, SPEED_1000, SPEED_1000,
3823 };
3824 static const phy_interface_t enet_to_phy_interface[] = {
3825 PHY_INTERFACE_MODE_MII, PHY_INTERFACE_MODE_RMII,
3826 PHY_INTERFACE_MODE_RGMII, PHY_INTERFACE_MODE_MII,
3827 PHY_INTERFACE_MODE_RMII, PHY_INTERFACE_MODE_RGMII,
3828 PHY_INTERFACE_MODE_GMII, PHY_INTERFACE_MODE_RGMII,
3829 PHY_INTERFACE_MODE_TBI, PHY_INTERFACE_MODE_RTBI,
3830 };
3831
3832 ugeth_vdbg("%s: IN", __FUNCTION__);
3833
3834 prop = of_get_property(np, "device-id", NULL);
3835 ucc_num = *prop - 1;
3836 if ((ucc_num < 0) || (ucc_num > 7))
3837 return -ENODEV;
3838
3839 ug_info = &ugeth_info[ucc_num];
3840 if (ug_info == NULL) {
3841 if (netif_msg_probe(&debug))
3842 ugeth_err("%s: [%d] Missing additional data!",
3843 __FUNCTION__, ucc_num);
3844 return -ENODEV;
3845 }
3846
3847 ug_info->uf_info.ucc_num = ucc_num;
3848
3849 prop = of_get_property(np, "rx-clock", NULL);
3850 ug_info->uf_info.rx_clock = *prop;
3851 prop = of_get_property(np, "tx-clock", NULL);
3852 ug_info->uf_info.tx_clock = *prop;
3853 err = of_address_to_resource(np, 0, &res);
3854 if (err)
3855 return -EINVAL;
3856
3857 ug_info->uf_info.regs = res.start;
3858 ug_info->uf_info.irq = irq_of_parse_and_map(np, 0);
3859
3860 ph = of_get_property(np, "phy-handle", NULL);
3861 phy = of_find_node_by_phandle(*ph);
3862
3863 if (phy == NULL)
3864 return -ENODEV;
3865
3866 /* set the PHY address */
3867 prop = of_get_property(phy, "reg", NULL);
3868 if (prop == NULL)
3869 return -1;
3870 ug_info->phy_address = *prop;
3871
3872 /* get the phy interface type, or default to MII */
3873 prop = of_get_property(np, "phy-connection-type", NULL);
3874 if (!prop) {
3875 /* handle interface property present in old trees */
3876 prop = of_get_property(phy, "interface", NULL);
3877 if (prop != NULL) {
3878 phy_interface = enet_to_phy_interface[*prop];
3879 max_speed = enet_to_speed[*prop];
3880 } else
3881 phy_interface = PHY_INTERFACE_MODE_MII;
3882 } else {
3883 phy_interface = to_phy_interface((const char *)prop);
3884 }
3885
3886 /* get speed, or derive from PHY interface */
3887 if (max_speed == 0)
3888 switch (phy_interface) {
3889 case PHY_INTERFACE_MODE_GMII:
3890 case PHY_INTERFACE_MODE_RGMII:
3891 case PHY_INTERFACE_MODE_RGMII_ID:
3892 case PHY_INTERFACE_MODE_TBI:
3893 case PHY_INTERFACE_MODE_RTBI:
3894 max_speed = SPEED_1000;
3895 break;
3896 default:
3897 max_speed = SPEED_100;
3898 break;
3899 }
3900
3901 if (max_speed == SPEED_1000) {
3902 /* configure muram FIFOs for gigabit operation */
3903 ug_info->uf_info.urfs = UCC_GETH_URFS_GIGA_INIT;
3904 ug_info->uf_info.urfet = UCC_GETH_URFET_GIGA_INIT;
3905 ug_info->uf_info.urfset = UCC_GETH_URFSET_GIGA_INIT;
3906 ug_info->uf_info.utfs = UCC_GETH_UTFS_GIGA_INIT;
3907 ug_info->uf_info.utfet = UCC_GETH_UTFET_GIGA_INIT;
3908 ug_info->uf_info.utftt = UCC_GETH_UTFTT_GIGA_INIT;
3909 }
3910
3911 /* Set the bus id */
3912 mdio = of_get_parent(phy);
3913
3914 if (mdio == NULL)
3915 return -1;
3916
3917 err = of_address_to_resource(mdio, 0, &res);
3918 of_node_put(mdio);
3919
3920 if (err)
3921 return -1;
3922
3923 ug_info->mdio_bus = res.start;
3924
3925 if (netif_msg_probe(&debug))
3926 printk(KERN_INFO "ucc_geth: UCC%1d at 0x%8x (irq = %d) \n",
3927 ug_info->uf_info.ucc_num + 1, ug_info->uf_info.regs,
3928 ug_info->uf_info.irq);
3929
3930 /* Create an ethernet device instance */
3931 dev = alloc_etherdev(sizeof(*ugeth));
3932
3933 if (dev == NULL)
3934 return -ENOMEM;
3935
3936 ugeth = netdev_priv(dev);
3937 spin_lock_init(&ugeth->lock);
3938
3939 dev_set_drvdata(device, dev);
3940
3941 /* Set the dev->base_addr to the gfar reg region */
3942 dev->base_addr = (unsigned long)(ug_info->uf_info.regs);
3943
3944 SET_NETDEV_DEV(dev, device);
3945
3946 /* Fill in the dev structure */
3947 uec_set_ethtool_ops(dev);
3948 dev->open = ucc_geth_open;
3949 dev->hard_start_xmit = ucc_geth_start_xmit;
3950 dev->tx_timeout = ucc_geth_timeout;
3951 dev->watchdog_timeo = TX_TIMEOUT;
3952 #ifdef CONFIG_UGETH_NAPI
3953 netif_napi_add(dev, &ugeth->napi, ucc_geth_poll, UCC_GETH_DEV_WEIGHT);
3954 #endif /* CONFIG_UGETH_NAPI */
3955 dev->stop = ucc_geth_close;
3956 // dev->change_mtu = ucc_geth_change_mtu;
3957 dev->mtu = 1500;
3958 dev->set_multicast_list = ucc_geth_set_multi;
3959
3960 ugeth->msg_enable = netif_msg_init(debug.msg_enable, UGETH_MSG_DEFAULT);
3961 ugeth->phy_interface = phy_interface;
3962 ugeth->max_speed = max_speed;
3963
3964 err = register_netdev(dev);
3965 if (err) {
3966 if (netif_msg_probe(ugeth))
3967 ugeth_err("%s: Cannot register net device, aborting.",
3968 dev->name);
3969 free_netdev(dev);
3970 return err;
3971 }
3972
3973 mac_addr = of_get_mac_address(np);
3974 if (mac_addr)
3975 memcpy(dev->dev_addr, mac_addr, 6);
3976
3977 ugeth->ug_info = ug_info;
3978 ugeth->dev = dev;
3979
3980 return 0;
3981 }
3982
3983 static int ucc_geth_remove(struct of_device* ofdev)
3984 {
3985 struct device *device = &ofdev->dev;
3986 struct net_device *dev = dev_get_drvdata(device);
3987 struct ucc_geth_private *ugeth = netdev_priv(dev);
3988
3989 dev_set_drvdata(device, NULL);
3990 ucc_geth_memclean(ugeth);
3991 free_netdev(dev);
3992
3993 return 0;
3994 }
3995
3996 static struct of_device_id ucc_geth_match[] = {
3997 {
3998 .type = "network",
3999 .compatible = "ucc_geth",
4000 },
4001 {},
4002 };
4003
4004 MODULE_DEVICE_TABLE(of, ucc_geth_match);
4005
4006 static struct of_platform_driver ucc_geth_driver = {
4007 .name = DRV_NAME,
4008 .match_table = ucc_geth_match,
4009 .probe = ucc_geth_probe,
4010 .remove = ucc_geth_remove,
4011 };
4012
4013 static int __init ucc_geth_init(void)
4014 {
4015 int i, ret;
4016
4017 ret = uec_mdio_init();
4018
4019 if (ret)
4020 return ret;
4021
4022 if (netif_msg_drv(&debug))
4023 printk(KERN_INFO "ucc_geth: " DRV_DESC "\n");
4024 for (i = 0; i < 8; i++)
4025 memcpy(&(ugeth_info[i]), &ugeth_primary_info,
4026 sizeof(ugeth_primary_info));
4027
4028 ret = of_register_platform_driver(&ucc_geth_driver);
4029
4030 if (ret)
4031 uec_mdio_exit();
4032
4033 return ret;
4034 }
4035
4036 static void __exit ucc_geth_exit(void)
4037 {
4038 of_unregister_platform_driver(&ucc_geth_driver);
4039 uec_mdio_exit();
4040 }
4041
4042 module_init(ucc_geth_init);
4043 module_exit(ucc_geth_exit);
4044
4045 MODULE_AUTHOR("Freescale Semiconductor, Inc");
4046 MODULE_DESCRIPTION(DRV_DESC);
4047 MODULE_VERSION(DRV_VERSION);
4048 MODULE_LICENSE("GPL");
Mirror for ia64_pv_ops.git