include/asm-powerpc/spu.h

   1 /*
   2  * SPU core / file system interface and HW structures
   3  *
   4  * (C) Copyright IBM Deutschland Entwicklung GmbH 2005
   5  *
   6  * Author: Arnd Bergmann <arndb@de.ibm.com>
   7  *
   8  * This program is free software; you can redistribute it and/or modify
   9  * it under the terms of the GNU General Public License as published by
  10  * the Free Software Foundation; either version 2, or (at your option)
  11  * any later version.
  12  *
  13  * This program is distributed in the hope that it will be useful,
  14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16  * GNU General Public License for more details.
  17  *
  18  * You should have received a copy of the GNU General Public License
  19  * along with this program; if not, write to the Free Software
  20  * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21  */
  22
  23 #ifndef _SPU_H
  24 #define _SPU_H
  25 #ifdef __KERNEL__
  26
  27 #include <linux/workqueue.h>
  28 #include <linux/sysdev.h>
  29
  30 #define LS_SIZE (256 * 1024)
  31 #define LS_ADDR_MASK (LS_SIZE - 1)
  32
  33 #define MFC_PUT_CMD             0x20
  34 #define MFC_PUTS_CMD            0x28
  35 #define MFC_PUTR_CMD            0x30
  36 #define MFC_PUTF_CMD            0x22
  37 #define MFC_PUTB_CMD            0x21
  38 #define MFC_PUTFS_CMD           0x2A
  39 #define MFC_PUTBS_CMD           0x29
  40 #define MFC_PUTRF_CMD           0x32
  41 #define MFC_PUTRB_CMD           0x31
  42 #define MFC_PUTL_CMD            0x24
  43 #define MFC_PUTRL_CMD           0x34
  44 #define MFC_PUTLF_CMD           0x26
  45 #define MFC_PUTLB_CMD           0x25
  46 #define MFC_PUTRLF_CMD          0x36
  47 #define MFC_PUTRLB_CMD          0x35
  48
  49 #define MFC_GET_CMD             0x40
  50 #define MFC_GETS_CMD            0x48
  51 #define MFC_GETF_CMD            0x42
  52 #define MFC_GETB_CMD            0x41
  53 #define MFC_GETFS_CMD           0x4A
  54 #define MFC_GETBS_CMD           0x49
  55 #define MFC_GETL_CMD            0x44
  56 #define MFC_GETLF_CMD           0x46
  57 #define MFC_GETLB_CMD           0x45
  58
  59 #define MFC_SDCRT_CMD           0x80
  60 #define MFC_SDCRTST_CMD         0x81
  61 #define MFC_SDCRZ_CMD           0x89
  62 #define MFC_SDCRS_CMD           0x8D
  63 #define MFC_SDCRF_CMD           0x8F
  64
  65 #define MFC_GETLLAR_CMD         0xD0
  66 #define MFC_PUTLLC_CMD          0xB4
  67 #define MFC_PUTLLUC_CMD         0xB0
  68 #define MFC_PUTQLLUC_CMD        0xB8
  69 #define MFC_SNDSIG_CMD          0xA0
  70 #define MFC_SNDSIGB_CMD         0xA1
  71 #define MFC_SNDSIGF_CMD         0xA2
  72 #define MFC_BARRIER_CMD         0xC0
  73 #define MFC_EIEIO_CMD           0xC8
  74 #define MFC_SYNC_CMD            0xCC
  75
  76 #define MFC_MIN_DMA_SIZE_SHIFT  4       /* 16 bytes */
  77 #define MFC_MAX_DMA_SIZE_SHIFT  14      /* 16384 bytes */
  78 #define MFC_MIN_DMA_SIZE        (1 << MFC_MIN_DMA_SIZE_SHIFT)
  79 #define MFC_MAX_DMA_SIZE        (1 << MFC_MAX_DMA_SIZE_SHIFT)
  80 #define MFC_MIN_DMA_SIZE_MASK   (MFC_MIN_DMA_SIZE - 1)
  81 #define MFC_MAX_DMA_SIZE_MASK   (MFC_MAX_DMA_SIZE - 1)
  82 #define MFC_MIN_DMA_LIST_SIZE   0x0008  /*   8 bytes */
  83 #define MFC_MAX_DMA_LIST_SIZE   0x4000  /* 16K bytes */
  84
  85 #define MFC_TAGID_TO_TAGMASK(tag_id)  (1 << (tag_id & 0x1F))
  86
  87 /* Events for Channels 0-2 */
  88 #define MFC_DMA_TAG_STATUS_UPDATE_EVENT     0x00000001
  89 #define MFC_DMA_TAG_CMD_STALL_NOTIFY_EVENT  0x00000002
  90 #define MFC_DMA_QUEUE_AVAILABLE_EVENT       0x00000008
  91 #define MFC_SPU_MAILBOX_WRITTEN_EVENT       0x00000010
  92 #define MFC_DECREMENTER_EVENT               0x00000020
  93 #define MFC_PU_INT_MAILBOX_AVAILABLE_EVENT  0x00000040
  94 #define MFC_PU_MAILBOX_AVAILABLE_EVENT      0x00000080
  95 #define MFC_SIGNAL_2_EVENT                  0x00000100
  96 #define MFC_SIGNAL_1_EVENT                  0x00000200
  97 #define MFC_LLR_LOST_EVENT                  0x00000400
  98 #define MFC_PRIV_ATTN_EVENT                 0x00000800
  99 #define MFC_MULTI_SRC_EVENT                 0x00001000
 100
 101 /* Flags indicating progress during context switch. */
 102 #define SPU_CONTEXT_SWITCH_PENDING      0UL
 103 #define SPU_CONTEXT_SWITCH_ACTIVE       1UL
 104
 105 struct spu_context;
 106 struct spu_runqueue;
 107 struct device_node;
 108
 109 struct spu {
 110         const char *name;
 111         unsigned long local_store_phys;
 112         u8 *local_store;
 113         unsigned long problem_phys;
 114         struct spu_problem __iomem *problem;
 115         struct spu_priv2 __iomem *priv2;
 116         struct list_head list;
 117         struct list_head sched_list;
 118         struct list_head full_list;
 119         int number;
 120         unsigned int irqs[3];
 121         u32 node;
 122         u64 flags;
 123         u64 dar;
 124         u64 dsisr;
 125         size_t ls_size;
 126         unsigned int slb_replace;
 127         struct mm_struct *mm;
 128         struct spu_context *ctx;
 129         struct spu_runqueue *rq;
 130         unsigned long long timestamp;
 131         pid_t pid;
 132         int class_0_pending;
 133         spinlock_t register_lock;
 134
 135         void (* wbox_callback)(struct spu *spu);
 136         void (* ibox_callback)(struct spu *spu);
 137         void (* stop_callback)(struct spu *spu);
 138         void (* mfc_callback)(struct spu *spu);
 139         void (* dma_callback)(struct spu *spu, int type);
 140
 141         char irq_c0[8];
 142         char irq_c1[8];
 143         char irq_c2[8];
 144
 145         u64 spe_id;
 146
 147         void* pdata; /* platform private data */
 148
 149         /* of based platforms only */
 150         struct device_node *devnode;
 151
 152         /* native only */
 153         struct spu_priv1 __iomem *priv1;
 154
 155         /* beat only */
 156         u64 shadow_int_mask_RW[3];
 157
 158         struct sys_device sysdev;
 159 };
 160
 161 struct spu *spu_alloc(void);
 162 struct spu *spu_alloc_node(int node);
 163 void spu_free(struct spu *spu);
 164 int spu_irq_class_0_bottom(struct spu *spu);
 165 int spu_irq_class_1_bottom(struct spu *spu);
 166 void spu_irq_setaffinity(struct spu *spu, int cpu);
 167
 168 extern void spu_invalidate_slbs(struct spu *spu);
 169 extern void spu_associate_mm(struct spu *spu, struct mm_struct *mm);
 170
 171 /* Calls from the memory management to the SPU */
 172 struct mm_struct;
 173 extern void spu_flush_all_slbs(struct mm_struct *mm);
 174
 175 /* system callbacks from the SPU */
 176 struct spu_syscall_block {
 177         u64 nr_ret;
 178         u64 parm[6];
 179 };
 180 extern long spu_sys_callback(struct spu_syscall_block *s);
 181
 182 /* syscalls implemented in spufs */
 183 struct file;
 184 extern struct spufs_calls {
 185         asmlinkage long (*create_thread)(const char __user *name,
 186                                         unsigned int flags, mode_t mode);
 187         asmlinkage long (*spu_run)(struct file *filp, __u32 __user *unpc,
 188                                                 __u32 __user *ustatus);
 189         struct module *owner;
 190 } spufs_calls;
 191
 192 /* coredump calls implemented in spufs */
 193 struct spu_coredump_calls {
 194         asmlinkage int (*arch_notes_size)(void);
 195         asmlinkage void (*arch_write_notes)(struct file *file);
 196         struct module *owner;
 197 };
 198
 199 /* return status from spu_run, same as in libspe */
 200 #define SPE_EVENT_DMA_ALIGNMENT         0x0008  /*A DMA alignment error */
 201 #define SPE_EVENT_SPE_ERROR             0x0010  /*An illegal instruction error*/
 202 #define SPE_EVENT_SPE_DATA_SEGMENT      0x0020  /*A DMA segmentation error    */
 203 #define SPE_EVENT_SPE_DATA_STORAGE      0x0040  /*A DMA storage error */
 204 #define SPE_EVENT_INVALID_DMA           0x0800  /* Invalid MFC DMA */
 205
 206 /*
 207  * Flags for sys_spu_create.
 208  */
 209 #define SPU_CREATE_EVENTS_ENABLED       0x0001
 210 #define SPU_CREATE_GANG                 0x0002
 211 #define SPU_CREATE_NOSCHED              0x0004
 212 #define SPU_CREATE_ISOLATE              0x0008
 213
 214 #define SPU_CREATE_FLAG_ALL             0x000f /* mask of all valid flags */
 215
 216
 217 #ifdef CONFIG_SPU_FS_MODULE
 218 int register_spu_syscalls(struct spufs_calls *calls);
 219 void unregister_spu_syscalls(struct spufs_calls *calls);
 220 #else
 221 static inline int register_spu_syscalls(struct spufs_calls *calls)
 222 {
 223         return 0;
 224 }
 225 static inline void unregister_spu_syscalls(struct spufs_calls *calls)
 226 {
 227 }
 228 #endif /* MODULE */
 229
 230 int register_arch_coredump_calls(struct spu_coredump_calls *calls);
 231 void unregister_arch_coredump_calls(struct spu_coredump_calls *calls);
 232
 233 int spu_add_sysdev_attr(struct sysdev_attribute *attr);
 234 void spu_remove_sysdev_attr(struct sysdev_attribute *attr);
 235
 236 int spu_add_sysdev_attr_group(struct attribute_group *attrs);
 237 void spu_remove_sysdev_attr_group(struct attribute_group *attrs);
 238
 239
 240 /*
 241  * Notifier blocks:
 242  *
 243  * oprofile can get notified when a context switch is performed
 244  * on an spe. The notifer function that gets called is passed
 245  * a pointer to the SPU structure as well as the object-id that
 246  * identifies the binary running on that SPU now.
 247  *
 248  * For a context save, the object-id that is passed is zero,
 249  * identifying that the kernel will run from that moment on.
 250  *
 251  * For a context restore, the object-id is the value written
 252  * to object-id spufs file from user space and the notifer
 253  * function can assume that spu->ctx is valid.
 254  */
 255 struct notifier_block;
 256 int spu_switch_event_register(struct notifier_block * n);
 257 int spu_switch_event_unregister(struct notifier_block * n);
 258
 259 /*
 260  * This defines the Local Store, Problem Area and Privlege Area of an SPU.
 261  */
 262
 263 union mfc_tag_size_class_cmd {
 264         struct {
 265                 u16 mfc_size;
 266                 u16 mfc_tag;
 267                 u8  pad;
 268                 u8  mfc_rclassid;
 269                 u16 mfc_cmd;
 270         } u;
 271         struct {
 272                 u32 mfc_size_tag32;
 273                 u32 mfc_class_cmd32;
 274         } by32;
 275         u64 all64;
 276 };
 277
 278 struct mfc_cq_sr {
 279         u64 mfc_cq_data0_RW;
 280         u64 mfc_cq_data1_RW;
 281         u64 mfc_cq_data2_RW;
 282         u64 mfc_cq_data3_RW;
 283 };
 284
 285 struct spu_problem {
 286 #define MS_SYNC_PENDING         1L
 287         u64 spc_mssync_RW;                                      /* 0x0000 */
 288         u8  pad_0x0008_0x3000[0x3000 - 0x0008];
 289
 290         /* DMA Area */
 291         u8  pad_0x3000_0x3004[0x4];                             /* 0x3000 */
 292         u32 mfc_lsa_W;                                          /* 0x3004 */
 293         u64 mfc_ea_W;                                           /* 0x3008 */
 294         union mfc_tag_size_class_cmd mfc_union_W;                       /* 0x3010 */
 295         u8  pad_0x3018_0x3104[0xec];                            /* 0x3018 */
 296         u32 dma_qstatus_R;                                      /* 0x3104 */
 297         u8  pad_0x3108_0x3204[0xfc];                            /* 0x3108 */
 298         u32 dma_querytype_RW;                                   /* 0x3204 */
 299         u8  pad_0x3208_0x321c[0x14];                            /* 0x3208 */
 300         u32 dma_querymask_RW;                                   /* 0x321c */
 301         u8  pad_0x3220_0x322c[0xc];                             /* 0x3220 */
 302         u32 dma_tagstatus_R;                                    /* 0x322c */
 303 #define DMA_TAGSTATUS_INTR_ANY  1u
 304 #define DMA_TAGSTATUS_INTR_ALL  2u
 305         u8  pad_0x3230_0x4000[0x4000 - 0x3230];                 /* 0x3230 */
 306
 307         /* SPU Control Area */
 308         u8  pad_0x4000_0x4004[0x4];                             /* 0x4000 */
 309         u32 pu_mb_R;                                            /* 0x4004 */
 310         u8  pad_0x4008_0x400c[0x4];                             /* 0x4008 */
 311         u32 spu_mb_W;                                           /* 0x400c */
 312         u8  pad_0x4010_0x4014[0x4];                             /* 0x4010 */
 313         u32 mb_stat_R;                                          /* 0x4014 */
 314         u8  pad_0x4018_0x401c[0x4];                             /* 0x4018 */
 315         u32 spu_runcntl_RW;                                     /* 0x401c */
 316 #define SPU_RUNCNTL_STOP        0L
 317 #define SPU_RUNCNTL_RUNNABLE    1L
 318 #define SPU_RUNCNTL_ISOLATE     2L
 319         u8  pad_0x4020_0x4024[0x4];                             /* 0x4020 */
 320         u32 spu_status_R;                                       /* 0x4024 */
 321 #define SPU_STOP_STATUS_SHIFT           16
 322 #define SPU_STATUS_STOPPED              0x0
 323 #define SPU_STATUS_RUNNING              0x1
 324 #define SPU_STATUS_STOPPED_BY_STOP      0x2
 325 #define SPU_STATUS_STOPPED_BY_HALT      0x4
 326 #define SPU_STATUS_WAITING_FOR_CHANNEL  0x8
 327 #define SPU_STATUS_SINGLE_STEP          0x10
 328 #define SPU_STATUS_INVALID_INSTR        0x20
 329 #define SPU_STATUS_INVALID_CH           0x40
 330 #define SPU_STATUS_ISOLATED_STATE       0x80
 331 #define SPU_STATUS_ISOLATED_LOAD_STATUS 0x200
 332 #define SPU_STATUS_ISOLATED_EXIT_STATUS 0x400
 333         u8  pad_0x4028_0x402c[0x4];                             /* 0x4028 */
 334         u32 spu_spe_R;                                          /* 0x402c */
 335         u8  pad_0x4030_0x4034[0x4];                             /* 0x4030 */
 336         u32 spu_npc_RW;                                         /* 0x4034 */
 337         u8  pad_0x4038_0x14000[0x14000 - 0x4038];               /* 0x4038 */
 338
 339         /* Signal Notification Area */
 340         u8  pad_0x14000_0x1400c[0xc];                           /* 0x14000 */
 341         u32 signal_notify1;                                     /* 0x1400c */
 342         u8  pad_0x14010_0x1c00c[0x7ffc];                        /* 0x14010 */
 343         u32 signal_notify2;                                     /* 0x1c00c */
 344 } __attribute__ ((aligned(0x20000)));
 345
 346 /* SPU Privilege 2 State Area */
 347 struct spu_priv2 {
 348         /* MFC Registers */
 349         u8  pad_0x0000_0x1100[0x1100 - 0x0000];                 /* 0x0000 */
 350
 351         /* SLB Management Registers */
 352         u8  pad_0x1100_0x1108[0x8];                             /* 0x1100 */
 353         u64 slb_index_W;                                        /* 0x1108 */
 354 #define SLB_INDEX_MASK                          0x7L
 355         u64 slb_esid_RW;                                        /* 0x1110 */
 356         u64 slb_vsid_RW;                                        /* 0x1118 */
 357 #define SLB_VSID_SUPERVISOR_STATE       (0x1ull << 11)
 358 #define SLB_VSID_SUPERVISOR_STATE_MASK  (0x1ull << 11)
 359 #define SLB_VSID_PROBLEM_STATE          (0x1ull << 10)
 360 #define SLB_VSID_PROBLEM_STATE_MASK     (0x1ull << 10)
 361 #define SLB_VSID_EXECUTE_SEGMENT        (0x1ull << 9)
 362 #define SLB_VSID_NO_EXECUTE_SEGMENT     (0x1ull << 9)
 363 #define SLB_VSID_EXECUTE_SEGMENT_MASK   (0x1ull << 9)
 364 #define SLB_VSID_4K_PAGE                (0x0 << 8)
 365 #define SLB_VSID_LARGE_PAGE             (0x1ull << 8)
 366 #define SLB_VSID_PAGE_SIZE_MASK         (0x1ull << 8)
 367 #define SLB_VSID_CLASS_MASK             (0x1ull << 7)
 368 #define SLB_VSID_VIRTUAL_PAGE_SIZE_MASK (0x1ull << 6)
 369         u64 slb_invalidate_entry_W;                             /* 0x1120 */
 370         u64 slb_invalidate_all_W;                               /* 0x1128 */
 371         u8  pad_0x1130_0x2000[0x2000 - 0x1130];                 /* 0x1130 */
 372
 373         /* Context Save / Restore Area */
 374         struct mfc_cq_sr spuq[16];                              /* 0x2000 */
 375         struct mfc_cq_sr puq[8];                                /* 0x2200 */
 376         u8  pad_0x2300_0x3000[0x3000 - 0x2300];                 /* 0x2300 */
 377
 378         /* MFC Control */
 379         u64 mfc_control_RW;                                     /* 0x3000 */
 380 #define MFC_CNTL_RESUME_DMA_QUEUE               (0ull << 0)
 381 #define MFC_CNTL_SUSPEND_DMA_QUEUE              (1ull << 0)
 382 #define MFC_CNTL_SUSPEND_DMA_QUEUE_MASK         (1ull << 0)
 383 #define MFC_CNTL_NORMAL_DMA_QUEUE_OPERATION     (0ull << 8)
 384 #define MFC_CNTL_SUSPEND_IN_PROGRESS            (1ull << 8)
 385 #define MFC_CNTL_SUSPEND_COMPLETE               (3ull << 8)
 386 #define MFC_CNTL_SUSPEND_DMA_STATUS_MASK        (3ull << 8)
 387 #define MFC_CNTL_DMA_QUEUES_EMPTY               (1ull << 14)
 388 #define MFC_CNTL_DMA_QUEUES_EMPTY_MASK          (1ull << 14)
 389 #define MFC_CNTL_PURGE_DMA_REQUEST              (1ull << 15)
 390 #define MFC_CNTL_PURGE_DMA_IN_PROGRESS          (1ull << 24)
 391 #define MFC_CNTL_PURGE_DMA_COMPLETE             (3ull << 24)
 392 #define MFC_CNTL_PURGE_DMA_STATUS_MASK          (3ull << 24)
 393 #define MFC_CNTL_RESTART_DMA_COMMAND            (1ull << 32)
 394 #define MFC_CNTL_DMA_COMMAND_REISSUE_PENDING    (1ull << 32)
 395 #define MFC_CNTL_DMA_COMMAND_REISSUE_STATUS_MASK (1ull << 32)
 396 #define MFC_CNTL_MFC_PRIVILEGE_STATE            (2ull << 33)
 397 #define MFC_CNTL_MFC_PROBLEM_STATE              (3ull << 33)
 398 #define MFC_CNTL_MFC_KEY_PROTECTION_STATE_MASK  (3ull << 33)
 399 #define MFC_CNTL_DECREMENTER_HALTED             (1ull << 35)
 400 #define MFC_CNTL_DECREMENTER_RUNNING            (1ull << 40)
 401 #define MFC_CNTL_DECREMENTER_STATUS_MASK        (1ull << 40)
 402         u8  pad_0x3008_0x4000[0x4000 - 0x3008];                 /* 0x3008 */
 403
 404         /* Interrupt Mailbox */
 405         u64 puint_mb_R;                                         /* 0x4000 */
 406         u8  pad_0x4008_0x4040[0x4040 - 0x4008];                 /* 0x4008 */
 407
 408         /* SPU Control */
 409         u64 spu_privcntl_RW;                                    /* 0x4040 */
 410 #define SPU_PRIVCNTL_MODE_NORMAL                (0x0ull << 0)
 411 #define SPU_PRIVCNTL_MODE_SINGLE_STEP           (0x1ull << 0)
 412 #define SPU_PRIVCNTL_MODE_MASK                  (0x1ull << 0)
 413 #define SPU_PRIVCNTL_NO_ATTENTION_EVENT         (0x0ull << 1)
 414 #define SPU_PRIVCNTL_ATTENTION_EVENT            (0x1ull << 1)
 415 #define SPU_PRIVCNTL_ATTENTION_EVENT_MASK       (0x1ull << 1)
 416 #define SPU_PRIVCNT_LOAD_REQUEST_NORMAL         (0x0ull << 2)
 417 #define SPU_PRIVCNT_LOAD_REQUEST_ENABLE_MASK    (0x1ull << 2)
 418         u8  pad_0x4048_0x4058[0x10];                            /* 0x4048 */
 419         u64 spu_lslr_RW;                                        /* 0x4058 */
 420         u64 spu_chnlcntptr_RW;                                  /* 0x4060 */
 421         u64 spu_chnlcnt_RW;                                     /* 0x4068 */
 422         u64 spu_chnldata_RW;                                    /* 0x4070 */
 423         u64 spu_cfg_RW;                                         /* 0x4078 */
 424         u8  pad_0x4080_0x5000[0x5000 - 0x4080];                 /* 0x4080 */
 425
 426         /* PV2_ImplRegs: Implementation-specific privileged-state 2 regs */
 427         u64 spu_pm_trace_tag_status_RW;                         /* 0x5000 */
 428         u64 spu_tag_status_query_RW;                            /* 0x5008 */
 429 #define TAG_STATUS_QUERY_CONDITION_BITS (0x3ull << 32)
 430 #define TAG_STATUS_QUERY_MASK_BITS (0xffffffffull)
 431         u64 spu_cmd_buf1_RW;                                    /* 0x5010 */
 432 #define SPU_COMMAND_BUFFER_1_LSA_BITS (0x7ffffull << 32)
 433 #define SPU_COMMAND_BUFFER_1_EAH_BITS (0xffffffffull)
 434         u64 spu_cmd_buf2_RW;                                    /* 0x5018 */
 435 #define SPU_COMMAND_BUFFER_2_EAL_BITS ((0xffffffffull) << 32)
 436 #define SPU_COMMAND_BUFFER_2_TS_BITS (0xffffull << 16)
 437 #define SPU_COMMAND_BUFFER_2_TAG_BITS (0x3full)
 438         u64 spu_atomic_status_RW;                               /* 0x5020 */
 439 } __attribute__ ((aligned(0x20000)));
 440
 441 /* SPU Privilege 1 State Area */
 442 struct spu_priv1 {
 443         /* Control and Configuration Area */
 444         u64 mfc_sr1_RW;                                         /* 0x000 */
 445 #define MFC_STATE1_LOCAL_STORAGE_DECODE_MASK    0x01ull
 446 #define MFC_STATE1_BUS_TLBIE_MASK               0x02ull
 447 #define MFC_STATE1_REAL_MODE_OFFSET_ENABLE_MASK 0x04ull
 448 #define MFC_STATE1_PROBLEM_STATE_MASK           0x08ull
 449 #define MFC_STATE1_RELOCATE_MASK                0x10ull
 450 #define MFC_STATE1_MASTER_RUN_CONTROL_MASK      0x20ull
 451 #define MFC_STATE1_TABLE_SEARCH_MASK            0x40ull
 452         u64 mfc_lpid_RW;                                        /* 0x008 */
 453         u64 spu_idr_RW;                                         /* 0x010 */
 454         u64 mfc_vr_RO;                                          /* 0x018 */
 455 #define MFC_VERSION_BITS                (0xffff << 16)
 456 #define MFC_REVISION_BITS               (0xffff)
 457 #define MFC_GET_VERSION_BITS(vr)        (((vr) & MFC_VERSION_BITS) >> 16)
 458 #define MFC_GET_REVISION_BITS(vr)       ((vr) & MFC_REVISION_BITS)
 459         u64 spu_vr_RO;                                          /* 0x020 */
 460 #define SPU_VERSION_BITS                (0xffff << 16)
 461 #define SPU_REVISION_BITS               (0xffff)
 462 #define SPU_GET_VERSION_BITS(vr)        (vr & SPU_VERSION_BITS) >> 16
 463 #define SPU_GET_REVISION_BITS(vr)       (vr & SPU_REVISION_BITS)
 464         u8  pad_0x28_0x100[0x100 - 0x28];                       /* 0x28 */
 465
 466         /* Interrupt Area */
 467         u64 int_mask_RW[3];                                     /* 0x100 */
 468 #define CLASS0_ENABLE_DMA_ALIGNMENT_INTR                0x1L
 469 #define CLASS0_ENABLE_INVALID_DMA_COMMAND_INTR          0x2L
 470 #define CLASS0_ENABLE_SPU_ERROR_INTR                    0x4L
 471 #define CLASS0_ENABLE_MFC_FIR_INTR                      0x8L
 472 #define CLASS1_ENABLE_SEGMENT_FAULT_INTR                0x1L
 473 #define CLASS1_ENABLE_STORAGE_FAULT_INTR                0x2L
 474 #define CLASS1_ENABLE_LS_COMPARE_SUSPEND_ON_GET_INTR    0x4L
 475 #define CLASS1_ENABLE_LS_COMPARE_SUSPEND_ON_PUT_INTR    0x8L
 476 #define CLASS2_ENABLE_MAILBOX_INTR                      0x1L
 477 #define CLASS2_ENABLE_SPU_STOP_INTR                     0x2L
 478 #define CLASS2_ENABLE_SPU_HALT_INTR                     0x4L
 479 #define CLASS2_ENABLE_SPU_DMA_TAG_GROUP_COMPLETE_INTR   0x8L
 480         u8  pad_0x118_0x140[0x28];                              /* 0x118 */
 481         u64 int_stat_RW[3];                                     /* 0x140 */
 482         u8  pad_0x158_0x180[0x28];                              /* 0x158 */
 483         u64 int_route_RW;                                       /* 0x180 */
 484
 485         /* Interrupt Routing */
 486         u8  pad_0x188_0x200[0x200 - 0x188];                     /* 0x188 */
 487
 488         /* Atomic Unit Control Area */
 489         u64 mfc_atomic_flush_RW;                                /* 0x200 */
 490 #define mfc_atomic_flush_enable                 0x1L
 491         u8  pad_0x208_0x280[0x78];                              /* 0x208 */
 492         u64 resource_allocation_groupID_RW;                     /* 0x280 */
 493         u64 resource_allocation_enable_RW;                      /* 0x288 */
 494         u8  pad_0x290_0x3c8[0x3c8 - 0x290];                     /* 0x290 */
 495
 496         /* SPU_Cache_ImplRegs: Implementation-dependent cache registers */
 497
 498         u64 smf_sbi_signal_sel;                                 /* 0x3c8 */
 499 #define smf_sbi_mask_lsb        56
 500 #define smf_sbi_shift           (63 - smf_sbi_mask_lsb)
 501 #define smf_sbi_mask            (0x301LL << smf_sbi_shift)
 502 #define smf_sbi_bus0_bits       (0x001LL << smf_sbi_shift)
 503 #define smf_sbi_bus2_bits       (0x100LL << smf_sbi_shift)
 504 #define smf_sbi2_bus0_bits      (0x201LL << smf_sbi_shift)
 505 #define smf_sbi2_bus2_bits      (0x300LL << smf_sbi_shift)
 506         u64 smf_ato_signal_sel;                                 /* 0x3d0 */
 507 #define smf_ato_mask_lsb        35
 508 #define smf_ato_shift           (63 - smf_ato_mask_lsb)
 509 #define smf_ato_mask            (0x3LL << smf_ato_shift)
 510 #define smf_ato_bus0_bits       (0x2LL << smf_ato_shift)
 511 #define smf_ato_bus2_bits       (0x1LL << smf_ato_shift)
 512         u8  pad_0x3d8_0x400[0x400 - 0x3d8];                     /* 0x3d8 */
 513
 514         /* TLB Management Registers */
 515         u64 mfc_sdr_RW;                                         /* 0x400 */
 516         u8  pad_0x408_0x500[0xf8];                              /* 0x408 */
 517         u64 tlb_index_hint_RO;                                  /* 0x500 */
 518         u64 tlb_index_W;                                        /* 0x508 */
 519         u64 tlb_vpn_RW;                                         /* 0x510 */
 520         u64 tlb_rpn_RW;                                         /* 0x518 */
 521         u8  pad_0x520_0x540[0x20];                              /* 0x520 */
 522         u64 tlb_invalidate_entry_W;                             /* 0x540 */
 523         u64 tlb_invalidate_all_W;                               /* 0x548 */
 524         u8  pad_0x550_0x580[0x580 - 0x550];                     /* 0x550 */
 525
 526         /* SPU_MMU_ImplRegs: Implementation-dependent MMU registers */
 527         u64 smm_hid;                                            /* 0x580 */
 528 #define PAGE_SIZE_MASK          0xf000000000000000ull
 529 #define PAGE_SIZE_16MB_64KB     0x2000000000000000ull
 530         u8  pad_0x588_0x600[0x600 - 0x588];                     /* 0x588 */
 531
 532         /* MFC Status/Control Area */
 533         u64 mfc_accr_RW;                                        /* 0x600 */
 534 #define MFC_ACCR_EA_ACCESS_GET          (1 << 0)
 535 #define MFC_ACCR_EA_ACCESS_PUT          (1 << 1)
 536 #define MFC_ACCR_LS_ACCESS_GET          (1 << 3)
 537 #define MFC_ACCR_LS_ACCESS_PUT          (1 << 4)
 538         u8  pad_0x608_0x610[0x8];                               /* 0x608 */
 539         u64 mfc_dsisr_RW;                                       /* 0x610 */
 540 #define MFC_DSISR_PTE_NOT_FOUND         (1 << 30)
 541 #define MFC_DSISR_ACCESS_DENIED         (1 << 27)
 542 #define MFC_DSISR_ATOMIC                (1 << 26)
 543 #define MFC_DSISR_ACCESS_PUT            (1 << 25)
 544 #define MFC_DSISR_ADDR_MATCH            (1 << 22)
 545 #define MFC_DSISR_LS                    (1 << 17)
 546 #define MFC_DSISR_L                     (1 << 16)
 547 #define MFC_DSISR_ADDRESS_OVERFLOW      (1 << 0)
 548         u8  pad_0x618_0x620[0x8];                               /* 0x618 */
 549         u64 mfc_dar_RW;                                         /* 0x620 */
 550         u8  pad_0x628_0x700[0x700 - 0x628];                     /* 0x628 */
 551
 552         /* Replacement Management Table (RMT) Area */
 553         u64 rmt_index_RW;                                       /* 0x700 */
 554         u8  pad_0x708_0x710[0x8];                               /* 0x708 */
 555         u64 rmt_data1_RW;                                       /* 0x710 */
 556         u8  pad_0x718_0x800[0x800 - 0x718];                     /* 0x718 */
 557
 558         /* Control/Configuration Registers */
 559         u64 mfc_dsir_R;                                         /* 0x800 */
 560 #define MFC_DSIR_Q                      (1 << 31)
 561 #define MFC_DSIR_SPU_QUEUE              MFC_DSIR_Q
 562         u64 mfc_lsacr_RW;                                       /* 0x808 */
 563 #define MFC_LSACR_COMPARE_MASK          ((~0ull) << 32)
 564 #define MFC_LSACR_COMPARE_ADDR          ((~0ull) >> 32)
 565         u64 mfc_lscrr_R;                                        /* 0x810 */
 566 #define MFC_LSCRR_Q                     (1 << 31)
 567 #define MFC_LSCRR_SPU_QUEUE             MFC_LSCRR_Q
 568 #define MFC_LSCRR_QI_SHIFT              32
 569 #define MFC_LSCRR_QI_MASK               ((~0ull) << MFC_LSCRR_QI_SHIFT)
 570         u8  pad_0x818_0x820[0x8];                               /* 0x818 */
 571         u64 mfc_tclass_id_RW;                                   /* 0x820 */
 572 #define MFC_TCLASS_ID_ENABLE            (1L << 0L)
 573 #define MFC_TCLASS_SLOT2_ENABLE         (1L << 5L)
 574 #define MFC_TCLASS_SLOT1_ENABLE         (1L << 6L)
 575 #define MFC_TCLASS_SLOT0_ENABLE         (1L << 7L)
 576 #define MFC_TCLASS_QUOTA_2_SHIFT        8L
 577 #define MFC_TCLASS_QUOTA_1_SHIFT        16L
 578 #define MFC_TCLASS_QUOTA_0_SHIFT        24L
 579 #define MFC_TCLASS_QUOTA_2_MASK         (0x1FL << MFC_TCLASS_QUOTA_2_SHIFT)
 580 #define MFC_TCLASS_QUOTA_1_MASK         (0x1FL << MFC_TCLASS_QUOTA_1_SHIFT)
 581 #define MFC_TCLASS_QUOTA_0_MASK         (0x1FL << MFC_TCLASS_QUOTA_0_SHIFT)
 582         u8  pad_0x828_0x900[0x900 - 0x828];                     /* 0x828 */
 583
 584         /* Real Mode Support Registers */
 585         u64 mfc_rm_boundary;                                    /* 0x900 */
 586         u8  pad_0x908_0x938[0x30];                              /* 0x908 */
 587         u64 smf_dma_signal_sel;                                 /* 0x938 */
 588 #define mfc_dma1_mask_lsb       41
 589 #define mfc_dma1_shift          (63 - mfc_dma1_mask_lsb)
 590 #define mfc_dma1_mask           (0x3LL << mfc_dma1_shift)
 591 #define mfc_dma1_bits           (0x1LL << mfc_dma1_shift)
 592 #define mfc_dma2_mask_lsb       43
 593 #define mfc_dma2_shift          (63 - mfc_dma2_mask_lsb)
 594 #define mfc_dma2_mask           (0x3LL << mfc_dma2_shift)
 595 #define mfc_dma2_bits           (0x1LL << mfc_dma2_shift)
 596         u8  pad_0x940_0xa38[0xf8];                              /* 0x940 */
 597         u64 smm_signal_sel;                                     /* 0xa38 */
 598 #define smm_sig_mask_lsb        12
 599 #define smm_sig_shift           (63 - smm_sig_mask_lsb)
 600 #define smm_sig_mask            (0x3LL << smm_sig_shift)
 601 #define smm_sig_bus0_bits       (0x2LL << smm_sig_shift)
 602 #define smm_sig_bus2_bits       (0x1LL << smm_sig_shift)
 603         u8  pad_0xa40_0xc00[0xc00 - 0xa40];                     /* 0xa40 */
 604
 605         /* DMA Command Error Area */
 606         u64 mfc_cer_R;                                          /* 0xc00 */
 607 #define MFC_CER_Q               (1 << 31)
 608 #define MFC_CER_SPU_QUEUE       MFC_CER_Q
 609         u8  pad_0xc08_0x1000[0x1000 - 0xc08];                   /* 0xc08 */
 610
 611         /* PV1_ImplRegs: Implementation-dependent privileged-state 1 regs */
 612         /* DMA Command Error Area */
 613         u64 spu_ecc_cntl_RW;                                    /* 0x1000 */
 614 #define SPU_ECC_CNTL_E                  (1ull << 0ull)
 615 #define SPU_ECC_CNTL_ENABLE             SPU_ECC_CNTL_E
 616 #define SPU_ECC_CNTL_DISABLE            (~SPU_ECC_CNTL_E & 1L)
 617 #define SPU_ECC_CNTL_S                  (1ull << 1ull)
 618 #define SPU_ECC_STOP_AFTER_ERROR        SPU_ECC_CNTL_S
 619 #define SPU_ECC_CONTINUE_AFTER_ERROR    (~SPU_ECC_CNTL_S & 2L)
 620 #define SPU_ECC_CNTL_B                  (1ull << 2ull)
 621 #define SPU_ECC_BACKGROUND_ENABLE       SPU_ECC_CNTL_B
 622 #define SPU_ECC_BACKGROUND_DISABLE      (~SPU_ECC_CNTL_B & 4L)
 623 #define SPU_ECC_CNTL_I_SHIFT            3ull
 624 #define SPU_ECC_CNTL_I_MASK             (3ull << SPU_ECC_CNTL_I_SHIFT)
 625 #define SPU_ECC_WRITE_ALWAYS            (~SPU_ECC_CNTL_I & 12L)
 626 #define SPU_ECC_WRITE_CORRECTABLE       (1ull << SPU_ECC_CNTL_I_SHIFT)
 627 #define SPU_ECC_WRITE_UNCORRECTABLE     (3ull << SPU_ECC_CNTL_I_SHIFT)
 628 #define SPU_ECC_CNTL_D                  (1ull << 5ull)
 629 #define SPU_ECC_DETECTION_ENABLE        SPU_ECC_CNTL_D
 630 #define SPU_ECC_DETECTION_DISABLE       (~SPU_ECC_CNTL_D & 32L)
 631         u64 spu_ecc_stat_RW;                                    /* 0x1008 */
 632 #define SPU_ECC_CORRECTED_ERROR         (1ull << 0ul)
 633 #define SPU_ECC_UNCORRECTED_ERROR       (1ull << 1ul)
 634 #define SPU_ECC_SCRUB_COMPLETE          (1ull << 2ul)
 635 #define SPU_ECC_SCRUB_IN_PROGRESS       (1ull << 3ul)
 636 #define SPU_ECC_INSTRUCTION_ERROR       (1ull << 4ul)
 637 #define SPU_ECC_DATA_ERROR              (1ull << 5ul)
 638 #define SPU_ECC_DMA_ERROR               (1ull << 6ul)
 639 #define SPU_ECC_STATUS_CNT_MASK         (256ull << 8)
 640         u64 spu_ecc_addr_RW;                                    /* 0x1010 */
 641         u64 spu_err_mask_RW;                                    /* 0x1018 */
 642 #define SPU_ERR_ILLEGAL_INSTR           (1ull << 0ul)
 643 #define SPU_ERR_ILLEGAL_CHANNEL         (1ull << 1ul)
 644         u8  pad_0x1020_0x1028[0x1028 - 0x1020];                 /* 0x1020 */
 645
 646         /* SPU Debug-Trace Bus (DTB) Selection Registers */
 647         u64 spu_trig0_sel;                                      /* 0x1028 */
 648         u64 spu_trig1_sel;                                      /* 0x1030 */
 649         u64 spu_trig2_sel;                                      /* 0x1038 */
 650         u64 spu_trig3_sel;                                      /* 0x1040 */
 651         u64 spu_trace_sel;                                      /* 0x1048 */
 652 #define spu_trace_sel_mask              0x1f1fLL
 653 #define spu_trace_sel_bus0_bits         0x1000LL
 654 #define spu_trace_sel_bus2_bits         0x0010LL
 655         u64 spu_event0_sel;                                     /* 0x1050 */
 656         u64 spu_event1_sel;                                     /* 0x1058 */
 657         u64 spu_event2_sel;                                     /* 0x1060 */
 658         u64 spu_event3_sel;                                     /* 0x1068 */
 659         u64 spu_trace_cntl;                                     /* 0x1070 */
 660 } __attribute__ ((aligned(0x2000)));
 661
 662 #endif /* __KERNEL__ */
 663 #endif