2 * QEMU sPAPR Dynamic DMA windows support
4 * Copyright (c) 2015 Alexey Kardashevskiy, IBM Corporation.
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License,
9 * or (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
20 #include "qemu/osdep.h"
22 #include "qemu/error-report.h"
23 #include "hw/ppc/spapr.h"
24 #include "hw/pci-host/spapr.h"
27 static int spapr_phb_get_active_win_num_cb(Object
*child
, void *opaque
)
31 tcet
= (sPAPRTCETable
*) object_dynamic_cast(child
, TYPE_SPAPR_TCE_TABLE
);
32 if (tcet
&& tcet
->nb_table
) {
33 ++*(unsigned *)opaque
;
38 static unsigned spapr_phb_get_active_win_num(sPAPRPHBState
*sphb
)
42 object_child_foreach(OBJECT(sphb
), spapr_phb_get_active_win_num_cb
, &ret
);
47 static int spapr_phb_get_free_liobn_cb(Object
*child
, void *opaque
)
51 tcet
= (sPAPRTCETable
*) object_dynamic_cast(child
, TYPE_SPAPR_TCE_TABLE
);
52 if (tcet
&& !tcet
->nb_table
) {
53 *(uint32_t *)opaque
= tcet
->liobn
;
59 static unsigned spapr_phb_get_free_liobn(sPAPRPHBState
*sphb
)
63 object_child_foreach(OBJECT(sphb
), spapr_phb_get_free_liobn_cb
, &liobn
);
68 static uint32_t spapr_page_mask_to_query_mask(uint64_t page_mask
)
72 const struct { int shift
; uint32_t mask
; } masks
[] = {
73 { 12, RTAS_DDW_PGSIZE_4K
},
74 { 16, RTAS_DDW_PGSIZE_64K
},
75 { 24, RTAS_DDW_PGSIZE_16M
},
76 { 25, RTAS_DDW_PGSIZE_32M
},
77 { 26, RTAS_DDW_PGSIZE_64M
},
78 { 27, RTAS_DDW_PGSIZE_128M
},
79 { 28, RTAS_DDW_PGSIZE_256M
},
80 { 34, RTAS_DDW_PGSIZE_16G
},
83 for (i
= 0; i
< ARRAY_SIZE(masks
); ++i
) {
84 if (page_mask
& (1ULL << masks
[i
].shift
)) {
85 mask
|= masks
[i
].mask
;
92 static void rtas_ibm_query_pe_dma_window(PowerPCCPU
*cpu
,
93 sPAPRMachineState
*spapr
,
94 uint32_t token
, uint32_t nargs
,
96 uint32_t nret
, target_ulong rets
)
99 uint64_t buid
, max_window_size
;
100 uint32_t avail
, addr
, pgmask
= 0;
101 MachineState
*machine
= MACHINE(spapr
);
103 if ((nargs
!= 3) || (nret
!= 5)) {
104 goto param_error_exit
;
107 buid
= ((uint64_t)rtas_ld(args
, 1) << 32) | rtas_ld(args
, 2);
108 addr
= rtas_ld(args
, 0);
109 sphb
= spapr_pci_find_phb(spapr
, buid
);
110 if (!sphb
|| !sphb
->ddw_enabled
) {
111 goto param_error_exit
;
114 /* Translate page mask to LoPAPR format */
115 pgmask
= spapr_page_mask_to_query_mask(sphb
->page_size_mask
);
118 * This is "Largest contiguous block of TCEs allocated specifically
119 * for (that is, are reserved for) this PE".
120 * Return the maximum number as maximum supported RAM size was in 4K pages.
122 if (machine
->ram_size
== machine
->maxram_size
) {
123 max_window_size
= machine
->ram_size
;
125 max_window_size
= machine
->device_memory
->base
+
126 memory_region_size(&machine
->device_memory
->mr
);
129 avail
= SPAPR_PCI_DMA_MAX_WINDOWS
- spapr_phb_get_active_win_num(sphb
);
131 rtas_st(rets
, 0, RTAS_OUT_SUCCESS
);
132 rtas_st(rets
, 1, avail
);
133 rtas_st(rets
, 2, max_window_size
>> SPAPR_TCE_PAGE_SHIFT
);
134 rtas_st(rets
, 3, pgmask
);
135 rtas_st(rets
, 4, 0); /* DMA migration mask, not supported */
137 trace_spapr_iommu_ddw_query(buid
, addr
, avail
, max_window_size
, pgmask
);
141 rtas_st(rets
, 0, RTAS_OUT_PARAM_ERROR
);
144 static void rtas_ibm_create_pe_dma_window(PowerPCCPU
*cpu
,
145 sPAPRMachineState
*spapr
,
146 uint32_t token
, uint32_t nargs
,
148 uint32_t nret
, target_ulong rets
)
151 sPAPRTCETable
*tcet
= NULL
;
152 uint32_t addr
, page_shift
, window_shift
, liobn
;
153 uint64_t buid
, win_addr
;
156 if ((nargs
!= 5) || (nret
!= 4)) {
157 goto param_error_exit
;
160 buid
= ((uint64_t)rtas_ld(args
, 1) << 32) | rtas_ld(args
, 2);
161 addr
= rtas_ld(args
, 0);
162 sphb
= spapr_pci_find_phb(spapr
, buid
);
163 if (!sphb
|| !sphb
->ddw_enabled
) {
164 goto param_error_exit
;
167 page_shift
= rtas_ld(args
, 3);
168 window_shift
= rtas_ld(args
, 4);
169 liobn
= spapr_phb_get_free_liobn(sphb
);
170 windows
= spapr_phb_get_active_win_num(sphb
);
172 if (!(sphb
->page_size_mask
& (1ULL << page_shift
)) ||
173 (window_shift
< page_shift
)) {
174 goto param_error_exit
;
177 if (!liobn
|| !sphb
->ddw_enabled
|| windows
== SPAPR_PCI_DMA_MAX_WINDOWS
) {
181 tcet
= spapr_tce_find_by_liobn(liobn
);
186 win_addr
= (windows
== 0) ? sphb
->dma_win_addr
: sphb
->dma64_win_addr
;
187 spapr_tce_table_enable(tcet
, page_shift
, win_addr
,
188 1ULL << (window_shift
- page_shift
));
189 if (!tcet
->nb_table
) {
193 trace_spapr_iommu_ddw_create(buid
, addr
, 1ULL << page_shift
,
194 1ULL << window_shift
, tcet
->bus_offset
, liobn
);
196 rtas_st(rets
, 0, RTAS_OUT_SUCCESS
);
197 rtas_st(rets
, 1, liobn
);
198 rtas_st(rets
, 2, tcet
->bus_offset
>> 32);
199 rtas_st(rets
, 3, tcet
->bus_offset
& ((uint32_t) -1));
204 rtas_st(rets
, 0, RTAS_OUT_HW_ERROR
);
208 rtas_st(rets
, 0, RTAS_OUT_PARAM_ERROR
);
211 static void rtas_ibm_remove_pe_dma_window(PowerPCCPU
*cpu
,
212 sPAPRMachineState
*spapr
,
213 uint32_t token
, uint32_t nargs
,
215 uint32_t nret
, target_ulong rets
)
221 if ((nargs
!= 1) || (nret
!= 1)) {
222 goto param_error_exit
;
225 liobn
= rtas_ld(args
, 0);
226 tcet
= spapr_tce_find_by_liobn(liobn
);
228 goto param_error_exit
;
231 sphb
= SPAPR_PCI_HOST_BRIDGE(OBJECT(tcet
)->parent
);
232 if (!sphb
|| !sphb
->ddw_enabled
|| !tcet
->nb_table
) {
233 goto param_error_exit
;
236 spapr_tce_table_disable(tcet
);
237 trace_spapr_iommu_ddw_remove(liobn
);
239 rtas_st(rets
, 0, RTAS_OUT_SUCCESS
);
243 rtas_st(rets
, 0, RTAS_OUT_PARAM_ERROR
);
246 static void rtas_ibm_reset_pe_dma_window(PowerPCCPU
*cpu
,
247 sPAPRMachineState
*spapr
,
248 uint32_t token
, uint32_t nargs
,
250 uint32_t nret
, target_ulong rets
)
256 if ((nargs
!= 3) || (nret
!= 1)) {
257 goto param_error_exit
;
260 buid
= ((uint64_t)rtas_ld(args
, 1) << 32) | rtas_ld(args
, 2);
261 addr
= rtas_ld(args
, 0);
262 sphb
= spapr_pci_find_phb(spapr
, buid
);
263 if (!sphb
|| !sphb
->ddw_enabled
) {
264 goto param_error_exit
;
267 spapr_phb_dma_reset(sphb
);
268 trace_spapr_iommu_ddw_reset(buid
, addr
);
270 rtas_st(rets
, 0, RTAS_OUT_SUCCESS
);
275 rtas_st(rets
, 0, RTAS_OUT_PARAM_ERROR
);
278 static void spapr_rtas_ddw_init(void)
280 spapr_rtas_register(RTAS_IBM_QUERY_PE_DMA_WINDOW
,
281 "ibm,query-pe-dma-window",
282 rtas_ibm_query_pe_dma_window
);
283 spapr_rtas_register(RTAS_IBM_CREATE_PE_DMA_WINDOW
,
284 "ibm,create-pe-dma-window",
285 rtas_ibm_create_pe_dma_window
);
286 spapr_rtas_register(RTAS_IBM_REMOVE_PE_DMA_WINDOW
,
287 "ibm,remove-pe-dma-window",
288 rtas_ibm_remove_pe_dma_window
);
289 spapr_rtas_register(RTAS_IBM_RESET_PE_DMA_WINDOW
,
290 "ibm,reset-pe-dma-window",
291 rtas_ibm_reset_pe_dma_window
);
294 type_init(spapr_rtas_ddw_init
)